Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

CY7C1362C-200BGXC Datasheet(PDF) 11 Page - Cypress Semiconductor

Part # CY7C1362C-200BGXC
Description  9-Mbit (256K x 36/512K x 18) Pipelined SRAM
Download  31 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY7C1362C-200BGXC Datasheet(HTML) 11 Page - Cypress Semiconductor

Back Button CY7C1362C-200BGXC Datasheet HTML 7Page - Cypress Semiconductor CY7C1362C-200BGXC Datasheet HTML 8Page - Cypress Semiconductor CY7C1362C-200BGXC Datasheet HTML 9Page - Cypress Semiconductor CY7C1362C-200BGXC Datasheet HTML 10Page - Cypress Semiconductor CY7C1362C-200BGXC Datasheet HTML 11Page - Cypress Semiconductor CY7C1362C-200BGXC Datasheet HTML 12Page - Cypress Semiconductor CY7C1362C-200BGXC Datasheet HTML 13Page - Cypress Semiconductor CY7C1362C-200BGXC Datasheet HTML 14Page - Cypress Semiconductor CY7C1362C-200BGXC Datasheet HTML 15Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 31 page
background image
CY7C1360C
CY7C1362C
Document #: 38-05540 Rev. *H
Page 11 of 31
IEEE 1149.1 Serial Boundary Scan (JTAG)
The CY7C1360C/CY7C1362C incorporates a serial boundary
scan test access port (TAP) in the BGA package only. The
TQFP package does not offer this functionality. This part
operates in accordance with IEEE Standard 1149.1-1900, but
doesn’t have the set of functions required for full 1149.1
compliance. These functions from the IEEE specification are
excluded because their inclusion places an added delay in the
critical speed path of the SRAM. Note the TAP controller
functions in a manner that does not conflict with the operation
of other devices using 1149.1 fully compliant TAPs. The TAP
operates using JEDEC-standard 3.3V or 2.5V I/O logic levels.
The CY7C1360C/CY7C1362C contains a TAP controller,
instruction register, boundary scan register, bypass register,
and ID register.
Disabling the JTAG Feature
It is possible to operate the SRAM without using the JTAG
feature. To disable the TAP controller, TCK must be tied LOW
(VSS) to prevent clocking of the device. TDI and TMS are inter-
nally pulled up and may be unconnected. They may alternately
be connected to VDD through a pull-up resistor. TDO should be
left unconnected. Upon power-up, the device will come up in
a reset state which will not interfere with the operation of the
device.TAP Controller State Diagram
The 0/1 next to each state represents the value of TMS at the
rising edge of TCK.
Test Access Port (TAP)
Test Clock (TCK)
The test clock is used only with the TAP controller. All inputs
are captured on the rising edge of TCK. All outputs are driven
from the falling edge of TCK.
Test MODE SELECT (TMS)
The TMS input is used to give commands to the TAP controller
and is sampled on the rising edge of TCK. It is allowable to
leave this ball unconnected if the TAP is not used. The ball is
pulled up internally, resulting in a logic HIGH level.
Test Data-In (TDI)
The TDI ball is used to serially input information into the
registers and can be connected to the input of any of the
registers. The register between TDI and TDO is chosen by the
instruction that is loaded into the TAP instruction register. For
information on loading the instruction register, see TAP
Controller State Diagram. TDI is internally pulled up and can
be unconnected if the TAP is unused in an application. TDI is
connected to the most significant bit (MSB) of any register.
(See Tap Controller Block Diagram.)
Test Data-Out (TDO)
The TDO output ball is used to serially clock data-out from the
registers. The output is active depending upon the current
state of the TAP state machine. The output changes on the
falling edge of TCK. TDO is connected to the least significant
bit (LSB) of any register. (See Tap Controller State Diagram.)
Truth Table for Read/Write[5, 9]
Function (CY7C1362C)
GW
BWE
BWB
BWA
Read
H
H
X
X
Read
H
L
H
H
Write Byte A – (DQA and DQPA)H
L
H
L
Write Byte B – (DQB and DQPB)H
L
L
H
Write Bytes B, A
H
L
L
L
Write All Bytes
H
L
L
L
Write All Bytes
L
X
X
X
TEST-LOGIC
RESET
RUN-TEST/
IDLE
SELECT
DR-SCAN
SELECT
IR-SCAN
CAPTURE-DR
SHIFT-DR
CAPTURE-IR
SHIFT-IR
EXIT1-DR
PAUSE-DR
EXIT1-IR
PAUSE-IR
EXIT2-DR
UPDATE-DR
EXIT2-IR
UPDATE-IR
1
1
1
0
1
1
0
0
1
1
1
0
0
0
0
0
0
0
0
0
1
0
1
1
0
1
0
1
1
1
1
0


Similar Part No. - CY7C1362C-200BGXC

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1362C-200BGXC CYPRESS-CY7C1362C-200BGXC Datasheet
423Kb / 31P
   9-Mbit (256K x 36/512K x 18) Pipelined SRAM
More results

Similar Description - CY7C1362C-200BGXC

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1360 CYPRESS-CY7C1360 Datasheet
895Kb / 34P
   9-Mbit (256K x 36/512K x 18) Pipelined SRAM
CY7C1360C CYPRESS-CY7C1360C Datasheet
423Kb / 31P
   9-Mbit (256K x 36/512K x 18) Pipelined SRAM
CY7C1366C CYPRESS-CY7C1366C_06 Datasheet
549Kb / 29P
   9-Mbit (256K x 36/512K x 18) Pipelined DCD Sync SRAM
CY7C1366C CYPRESS-CY7C1366C Datasheet
458Kb / 27P
   9-Mbit (256K x 36/512K x 18) Pipelined DCD Sync SRAM
CY7C1354DV25 CYPRESS-CY7C1354DV25 Datasheet
869Kb / 29P
   9-Mbit (256K x 36/512K x 18) Pipelined SRAM with NoBL Architecture
CY7C1354CV25 CYPRESS-CY7C1354CV25_06 Datasheet
492Kb / 28P
   9-Mbit (256K x 36/512K x 18) Pipelined SRAM with NoBL??Architecture
CY7C1354C CYPRESS-CY7C1354C_06 Datasheet
516Kb / 28P
   9-Mbit (256K x 36/512K x 18) Pipelined SRAM with NoBL??Architecture
CY7C1366A CYPRESS-CY7C1366A Datasheet
307Kb / 27P
   256K x 36/512K x 18 Pipelined SRAM
CY7C1354CV25 CYPRESS-CY7C1354CV25 Datasheet
338Kb / 25P
   9-Mbit ( 256K x 36/512K x 18 ) Pipelined SRAM with NoBL-TM Architecture
CY7C1361B CYPRESS-CY7C1361B Datasheet
856Kb / 34P
   9-Mbit (256K x 36/512K x 18) Flow-Through SRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com