Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

CY7C1319AV18-167BZC Datasheet(PDF) 8 Page - Cypress Semiconductor

Part # CY7C1319AV18-167BZC
Description  18-Mbit DDR-II SRAM 4-Word Burst Architecture
Download  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY7C1319AV18-167BZC Datasheet(HTML) 8 Page - Cypress Semiconductor

Back Button CY7C1319AV18-167BZC Datasheet HTML 4Page - Cypress Semiconductor CY7C1319AV18-167BZC Datasheet HTML 5Page - Cypress Semiconductor CY7C1319AV18-167BZC Datasheet HTML 6Page - Cypress Semiconductor CY7C1319AV18-167BZC Datasheet HTML 7Page - Cypress Semiconductor CY7C1319AV18-167BZC Datasheet HTML 8Page - Cypress Semiconductor CY7C1319AV18-167BZC Datasheet HTML 9Page - Cypress Semiconductor CY7C1319AV18-167BZC Datasheet HTML 10Page - Cypress Semiconductor CY7C1319AV18-167BZC Datasheet HTML 11Page - Cypress Semiconductor CY7C1319AV18-167BZC Datasheet HTML 12Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 20 page
background image
PRELIMINARY
CY7C1317AV18
CY7C1319AV18
CY7C1321AV18
Document #: 38-05500 Rev. *B
Page 8 of 20
Linear Burst Address Table (CY7C1319AV18 and CY7C1321AV18)
First Address (External)
Second Address (Internal)
Third Address (Internal)
Fourth Address (Internal)
X..X00
X..X01
X..X10
X..X11
X..X01
X..X10
X..X11
X..X00
X..X10
X..X11
X..X00
X..X01
X..X11
X..X00
X..X01
X..X10
Write Cycle Descriptions[2, 8](CY7C1317AV18 and CY7C1319AV18)
BWS0 BWS1 KK
Comments
L
L
L-H
-
During the Data portion of a Write sequence
:
CY7C1317AV18
− both nibbles (D[7:0]) are written into the device,
CY7C1319AV18
− both bytes (D[17:0]) are written into the device.
L
L
-
L-H During the Data portion of a Write sequence
:
CY7C1317AV18
− both nibbles (D[7:0]) are written into the device,
CY7C1319AV18
− both bytes (D[17:0]) are written into the device.
L
H
L-H
-
During the Data portion of a Write sequence
:
CY7C1317AV18
− only the lower nibble (D[3:0]) is written into the device. D[7:4] will remain unaltered,
CY7C1319AV18
− only the lower byte (D[8:0]) is written into the device. D[17:9] will remain unaltered.
L
H
-
L-H During the Data portion of a Write sequence
:
CY7C1317AV18
− only the lower nibble (D[3:0]) is written into the device. D[7:4] will remain unaltered,
CY7C1319AV18
− only the lower byte (D[8:0]) is written into the device. D[17:9] will remain unaltered.
H
L
L-H
-
During the Data portion of a Write sequence
:
CY7C1317AV18
− only the upper nibble (D[7:4]) is written into the device. D[3:0] will remain unaltered,
CY7C1319AV18
− only the upper byte (D[17:9]) is written into the device. D[8:0] will remain unaltered.
H
L
-
L-H During the Data portion of a Write sequence
:
CY7C1317AV18
− only the upper nibble (D[7:4]) is written into the device. D[3:0] will remain unaltered,
CY7C1319AV18
− only the upper byte (D[17:9]) is written into the device. D[8:0] will remain unaltered.
H
H
L-H
-
No data is written into the devices during this portion of a Write operation.
H
H
-
L-H No data is written into the devices during this portion of a Write operation.
Write Cycle Descriptions (CY7C1321AV18) [2, 8]
BWS0 BWS1 BWS2 BWS3
KK
Comments
LLLL
L-H
-
During the Data portion of a Write sequence, all four bytes (D[35:0]) are written
into the device.
LLLL
-
L-H
During the Data portion of a Write sequence, all four bytes (D[35:0]) are written
into the device.
L
H
H
H
L-H
-
During the Data portion of a Write sequence, only the lower byte (D[8:0]) is written
into the device. D[35:9] will remain unaltered.
L
H
H
H
-
L-H
During the Data portion of a Write sequence, only the lower byte (D[8:0]) is written
into the device. D[35:9] will remain unaltered.
H
L
H
H
L-H
-
During the Data portion of a Write sequence, only the byte (D[17:9]) is written into
the device. D[8:0] and D[35:18] will remain unaltered.
H
L
H
H
-
L-H
During the Data portion of a Write sequence, only the byte (D[17:9]) is written into
the device. D[8:0] and D[35:18] will remain unaltered.
H
H
L
H
L-H
-
During the Data portion of a Write sequence, only the byte (D[26:18]) is written
into the device. D[17:0] and D[35:27] will remain unaltered.
H
H
L
H
-
L-H
During the Data portion of a Write sequence, only the byte (D[26:18]) is written
into the device. D[17:0] and D[35:27] will remain unaltered.
H
H
H
L
L-H
During the Data portion of a Write sequence, only the byte (D[35:27]) is written
into the device. D[26:0] will remain unaltered.
H
H
H
L
-
L-H
During the Data portion of a Write sequence, only the byte (D[35:27]) is written
into the device. D[26:0] will remain unaltered.
HHHH
L-H
-
No data is written into the device during this portion of a Write operation.
HHHH
-
L-H
No data is written into the device during this portion of a Write operation.
Note:
8. Assumes a Write cycle was initiated per the Write Cycle Description Truth Table. BWS0, BWS1 in the case of CY7C1317AV18 and CY7C1319AV18 and also
BWS2, BWS3 in the case of CY7C1321AV18 can be altered on different portions of a write cycle, as long as the set-up and hold requirements are achieved.


Similar Part No. - CY7C1319AV18-167BZC

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1319BV18 CYPRESS-CY7C1319BV18 Datasheet
479Kb / 28P
   18-Mbit DDR-II SRAM 4-Word Burst Architecture
CY7C1319BV18-167BZC CYPRESS-CY7C1319BV18-167BZC Datasheet
479Kb / 28P
   18-Mbit DDR-II SRAM 4-Word Burst Architecture
CY7C1319BV18-167BZI CYPRESS-CY7C1319BV18-167BZI Datasheet
479Kb / 28P
   18-Mbit DDR-II SRAM 4-Word Burst Architecture
CY7C1319BV18-167BZXC CYPRESS-CY7C1319BV18-167BZXC Datasheet
479Kb / 28P
   18-Mbit DDR-II SRAM 4-Word Burst Architecture
CY7C1319BV18-167BZXI CYPRESS-CY7C1319BV18-167BZXI Datasheet
479Kb / 28P
   18-Mbit DDR-II SRAM 4-Word Burst Architecture
More results

Similar Description - CY7C1319AV18-167BZC

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1317CV18 CYPRESS-CY7C1317CV18 Datasheet
696Kb / 31P
   18-Mbit DDR-II SRAM 4-Word Burst Architecture
CY7C1317BV18 CYPRESS-CY7C1317BV18 Datasheet
479Kb / 28P
   18-Mbit DDR-II SRAM 4-Word Burst Architecture
CY7C1318CV18 CYPRESS-CY7C1318CV18_11 Datasheet
1Mb / 29P
   18-Mbit DDR II SRAM 2-Word Burst Architecture
CY7C1319KV18 CYPRESS-CY7C1319KV18_13 Datasheet
503Kb / 31P
   18-Mbit DDR II SRAM Four-Word Burst Architecture
CY7C1316BV18 CYPRESS-CY7C1316BV18_06 Datasheet
515Kb / 28P
   18-Mbit DDR-II SRAM 2-Word Burst Architecture
CY7C1317KV18 CYPRESS-CY7C1317KV18 Datasheet
1Mb / 33P
   18-Mbit DDR II SRAM Four-Word Burst Architecture
CY7C1316BV18 CYPRESS-CY7C1316BV18 Datasheet
257Kb / 24P
   18-Mbit DDR-II SRAM 2-Word Burst Architecture
CY7C13201KV18 CYPRESS-CY7C13201KV18 Datasheet
1Mb / 23P
   18-Mbit DDR II SRAM 2-Word Burst Architecture
CY7C1319KV18 CYPRESS-CY7C1319KV18_12 Datasheet
465Kb / 31P
   18-Mbit DDR II SRAM Four-Word Burst Architecture
CY7C1318BV18 CYPRESS-CY7C1318BV18_11 Datasheet
1Mb / 31P
   18-Mbit DDR-II SRAM 2-Word Burst Architecture
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com