Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

CY7C1306BV25 Datasheet(PDF) 4 Page - Cypress Semiconductor

Part # CY7C1306BV25
Description  18-Mbit Burst of 2 Pipelined SRAM with QDR??Architecture
Download  19 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY7C1306BV25 Datasheet(HTML) 4 Page - Cypress Semiconductor

  CY7C1306BV25 Datasheet HTML 1Page - Cypress Semiconductor CY7C1306BV25 Datasheet HTML 2Page - Cypress Semiconductor CY7C1306BV25 Datasheet HTML 3Page - Cypress Semiconductor CY7C1306BV25 Datasheet HTML 4Page - Cypress Semiconductor CY7C1306BV25 Datasheet HTML 5Page - Cypress Semiconductor CY7C1306BV25 Datasheet HTML 6Page - Cypress Semiconductor CY7C1306BV25 Datasheet HTML 7Page - Cypress Semiconductor CY7C1306BV25 Datasheet HTML 8Page - Cypress Semiconductor CY7C1306BV25 Datasheet HTML 9Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 19 page
background image
CY7C1306BV25
CY7C1303BV25
Document #: 38-05627 Rev. *A
Page 4 of 19
Pin Definitions
Name
I/O
Description
D[x:0]
Input-
Synchronous
Data input signals, sampled on the rising edge of K and K clocks during valid write opera-
tions.
CY7C1303BV25 – D[17:0]
CY7C1306BV25 – D[35:0]
WPS
Input-
Synchronous
Write Port Select, active LOW. Sampled on the rising edge of the K clock. When asserted active,
a Write operation is initiated. Deasserting will deselect the Write port. Deselecting the Write port
will cause D[x:0] to be ignored.
BWS0, BWS1,
BWS2, BWS3
Input-
Synchronous
Byte Write Select 0, 1, 2 and 3 - active LOW. Sampled on the rising edge of the K and K clocks
during Write operations. Used to select which byte is written into the device during the current
portion of the Write operations.
CY7C1303BV25 - BWS0 controls D[8:0] and BWS1 controls D[17:9].
CY7C1306BV25 - BWS0 controls D[8:0], BWS1 controls D[17:9], BWS2 controls D[26:18] and BWS3
controls D[35:27]
Bytes not written remain unaltered. Deselecting a Byte Write Select will cause the corresponding
byte of data to be ignored and not written into the device.
A
Input-
Synchronous
Address Inputs. Sampled on the rising edge of the K clock during active Read operations and
on the rising edge of K for Write operations. These address inputs are multiplexed for both Read
and Write operations. Internally, the device is organized as 1M x 18 (2 arrays each of 512K x 18)
for CY7C1303BV25 and 512K x 36 (2 arrays each of 256K x 36) for CY7C1306BV25. Therefore,
only 19 address inputs are needed to access the entire memory array of CY7C1303BV25 and
18 address inputs for CY7C1306BV25. These inputs are ignored when the appropriate port is
deselected.
Q[x:0]
Outputs-
Synchronous
Data Output signals. These pins drive out the requested data during a Read operation. Valid
data is driven out on the rising edge of both the C and C clocks during Read operations or K and
K when in single clock mode. When the Read port is deselected, Q[x:0] are automatically
three-stated.
CY7C1303BV25 - Q[17:0]
CY7C1306BV25 - Q[35:0]
RPS
Input-
Synchronous
Read Port Select, active LOW. Sampled on the rising edge of positive input clock (K). When
active, a Read operation is initiated. Deasserting will cause the Read port to be deselected. When
deselected, the pending access is allowed to complete and the output drivers are automatically
three-stated following the next rising edge of the K clock. Each read access consists of a burst
of two sequential 18-bit or 36-bit transfers.
C
Input-Clock
Positive Input Clock for Output Data. C is used in conjunction with C to clock out the Read
data from the device. C and C can be used together to deskew the flight times of various devices
on the board back to the controller. See application example for further details.
C
Input-Clock
Negative Input Clock for Output Data. C is used in conjunction with C to clock out the Read
data from the device. C and C can be used together to deskew the flight times of various devices
on the board back to the controller. See application example for further details.
K
Input-Clock
Positive Input Clock Input. The rising edge of K is used to capture synchronous inputs to the
device and to drive out data through Q[x:0] when in single clock mode. All accesses are initiated
on the rising edge of K.
K
Input-Clock
Negative Input Clock Input. K is used to capture synchronous inputs to the device and to drive
out data through Q[x:0] when in single clock mode.
ZQ
Input
Output Impedance Matching Input. This input is used to tune the device outputs to the system
data bus impedance. Q[x:0] output impedance are set to 0.2 x RQ, where RQ is a resistor
connected between ZQ and ground. Alternately, this pin can be connected directly to VDDQ, which
enables the minimum impedance mode. This pin cannot be connected directly to GND or left
unconnected.
TDO
Output
TDO pin for JTAG.
TCK
Input
TCK pin for JTAG.
TDI
Input
TDI pin for JTAG.
TMS
Input
TMS pin for JTAG.


Similar Part No. - CY7C1306BV25

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1306BV18 CYPRESS-CY7C1306BV18 Datasheet
246Kb / 19P
   18-Mbit Burst of 2 Pipelined SRAM with QDR??Architecture
CY7C1306BV18-100BZC CYPRESS-CY7C1306BV18-100BZC Datasheet
246Kb / 19P
   18-Mbit Burst of 2 Pipelined SRAM with QDR??Architecture
CY7C1306BV18-133BZC CYPRESS-CY7C1306BV18-133BZC Datasheet
246Kb / 19P
   18-Mbit Burst of 2 Pipelined SRAM with QDR??Architecture
CY7C1306BV18-167BZC CYPRESS-CY7C1306BV18-167BZC Datasheet
246Kb / 19P
   18-Mbit Burst of 2 Pipelined SRAM with QDR??Architecture
More results

Similar Description - CY7C1306BV25

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1303BV18 CYPRESS-CY7C1303BV18 Datasheet
246Kb / 19P
   18-Mbit Burst of 2 Pipelined SRAM with QDR??Architecture
CY7C1303CV25 CYPRESS-CY7C1303CV25 Datasheet
539Kb / 21P
   18-Mbit Burst of 2 Pipelined SRAM with QDR Architecture
CY7C1305AV25 CYPRESS-CY7C1305AV25 Datasheet
333Kb / 21P
   18-Mbit Burst of 4 Pipelined SRAM with QDR Architecture
CY7C1305BV25 CYPRESS-CY7C1305BV25 Datasheet
247Kb / 21P
   18-Mbit Burst of 4 Pipelined SRAM with QDR Architecture
CY7C1305BV25 CYPRESS-CY7C1305BV25_06 Datasheet
918Kb / 21P
   18-Mbit Burst of 4 Pipelined SRAM with QDR??Architecture
CY7C1305BV18 CYPRESS-CY7C1305BV18 Datasheet
244Kb / 20P
   18-Mbit Burst of 4 Pipelined SRAM with QDR??Architecture
CY7C1303AV25 CYPRESS-CY7C1303AV25 Datasheet
479Kb / 19P
   18-Mb Burst of 2 Pipelined SRAM with QDR??Architecture
CY7C1303AV18 CYPRESS-CY7C1303AV18 Datasheet
479Kb / 20P
   18-Mb Burst of 2 Pipelined SRAM with QDR??Architecture
CY7C1304CV25 CYPRESS-CY7C1304CV25 Datasheet
300Kb / 18P
   9-Mbit Burst of 4 Pipelined SRAM with QDR??Architecture
CY7C1304DV25 CYPRESS-CY7C1304DV25_06 Datasheet
424Kb / 18P
   9-Mbit Burst of 4 Pipelined SRAM with QDR??Architecture
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com