Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

CY7C1302DV25 Datasheet(PDF) 2 Page - Cypress Semiconductor

Part # CY7C1302DV25
Description  9-Mbit Burst of Two Pipelined SRAMs with QDR Architecture
Download  18 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY7C1302DV25 Datasheet(HTML) 2 Page - Cypress Semiconductor

  CY7C1302DV25_06 Datasheet HTML 1Page - Cypress Semiconductor CY7C1302DV25_06 Datasheet HTML 2Page - Cypress Semiconductor CY7C1302DV25_06 Datasheet HTML 3Page - Cypress Semiconductor CY7C1302DV25_06 Datasheet HTML 4Page - Cypress Semiconductor CY7C1302DV25_06 Datasheet HTML 5Page - Cypress Semiconductor CY7C1302DV25_06 Datasheet HTML 6Page - Cypress Semiconductor CY7C1302DV25_06 Datasheet HTML 7Page - Cypress Semiconductor CY7C1302DV25_06 Datasheet HTML 8Page - Cypress Semiconductor CY7C1302DV25_06 Datasheet HTML 9Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 18 page
background image
CY7C1302DV25
Document #: 38-05625 Rev. *A
Page 2 of 18
Selection Guide
CY7C1302DV25-167
Unit
Maximum Operating Frequency
167
MHz
Maximum Operating Current
500
mA
Pin Configuration
165-ball FBGA (13 x 15 x 1.4 mm) Pinout
CY7C1302DV25 (512K x 18)
1
2
345
6789
10
11
A
NC
Gnd/144M NC/36M
WPS
BWS1
K
NC
RPS
NC/18M Gnd/72M
NC
B
NC
Q9
D9
A
NC
K
BWS0
ANC
NC
Q8
C
NC
NC
D10
VSS
A
A
A
VSS
NC
Q7
D8
D
NC
D11
Q10
VSS
VSS
VSS
VSS
VSS
NC
NC
D7
E
NC
NC
Q11
VDDQ
VSS
VSS
VSS
VDDQ
NC
D6
Q6
F
NC
Q12
D12
VDDQ
VDD
VSS
VDD
VDDQ
NC
NC
Q5
G
NC
D13
Q13
VDDQ
VDD
VSS
VDD
VDDQ
NC
NC
D5
H
NC
VREF
VDDQ
VDDQ
VDD
VSS
VDD
VDDQ
VDDQ
VREF
ZQ
J
NC
NC
D14
VDDQ
VDD
VSS
VDD
VDDQ
NC
Q4
D4
K
NC
NC
Q14
VDDQ
VDD
VSS
VDD
VDDQ
NC
D3
Q3
L
NC
Q15
D15
VDDQ
VSS
VSS
VSS
VDDQ
NC
NC
Q2
M
NC
NC
D16
VSS
VSS
VSS
VSS
VSS
NC
Q1
D2
N
NC
D17
Q16
VSS
A
A
A
VSS
NC
NC
D1
P
NC
NC
Q17
A
A
C
A
A
NC
D0
Q0
R
TDO
TCK
AAA
C
AA
A
TMS
TDI
Pin Definitions
Name
I/O
Description
D[17:0]
Input-
Synchronous
Data input signals, sampled on the rising edge of K and K clocks during valid Write opera-
tions.
WPS
Input-
Synchronous
Write Port Select, active LOW. Sampled on the rising edge of the K clock. When asserted active,
a Write operation is initiated. Deasserting will deselect the Write port. Deselecting the Write port
will cause D[17:0] to be ignored.
BWS0,
BWS1
Input-
Synchronous
Byte Write Select 0, 1, active LOW. Sampled on the rising edge of the K and K clocks during
Write operations. Used to select which byte is written into the device during the current portion of
the Write operations. Bytes not written remain unaltered.
BWS0 controls D[8:0] and BWS1 controls D[17:9].
All the Byte Write Selects are sampled on the same edge as the data. Deselecting a Byte Write
Select will cause the corresponding byte of data to be ignored and not written into the device.
A
Input-
Synchronous
Address Inputs. Sampled on the rising edge of the K (read address) and K (write address) clocks
for active Read and Write operations. These address inputs are multiplexed for both Read and
Write operations. Internally, the device is organized as 512K x 18 (2 arrays each of 256K x 18).
These inputs are ignored when the appropriate port is deselected.
Q[17:0]
Outputs-
Synchronous
Data Output signals. These pins drive out the requested data during a Read operation. Valid data
is driven out on the rising edge of both the C and C clocks during Read operations or K and K
when in single clock mode. When the Read port is deselected, Q[17:0] are automatically
three-stated.
RPS
Input-
Synchronous
Read Port Select, active LOW. Sampled on the rising edge of positive input clock (K). When
active, a Read operation is initiated. Deasserting will cause the Read port to be deselected. When
deselected, the pending access is allowed to complete and the output drivers are automatically
three-stated following the next rising edge of the C clock. Each read access consists of a burst of
two sequential transfers.


Similar Part No. - CY7C1302DV25_06

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1302DV25-100 CYPRESS-CY7C1302DV25-100 Datasheet
231Kb / 18P
   9-Mbit Burst of Two Pipelined SRAMs with QDR Architecture
CY7C1302DV25-133 CYPRESS-CY7C1302DV25-133 Datasheet
231Kb / 18P
   9-Mbit Burst of Two Pipelined SRAMs with QDR Architecture
CY7C1302DV25-167 CYPRESS-CY7C1302DV25-167 Datasheet
231Kb / 18P
   9-Mbit Burst of Two Pipelined SRAMs with QDR Architecture
CY7C1302DV25-167BZC CYPRESS-CY7C1302DV25-167BZC Datasheet
713Kb / 25P
   9-Mbit Burst of Two Pipelined SRAMs with QDR Architecture JTAG Interface
CY7C1302DV25 CYPRESS-CY7C1302DV25_11 Datasheet
713Kb / 25P
   9-Mbit Burst of Two Pipelined SRAMs with QDR Architecture JTAG Interface
More results

Similar Description - CY7C1302DV25_06

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1302DV25 CYPRESS-CY7C1302DV25 Datasheet
231Kb / 18P
   9-Mbit Burst of Two Pipelined SRAMs with QDR Architecture
CY7C1302CV25 CYPRESS-CY7C1302CV25 Datasheet
296Kb / 18P
   9-Mbit Burst of Two Pipelined SRAMs with QDR??Architecture
CY7C1302DV25 CYPRESS-CY7C1302DV25_11 Datasheet
713Kb / 25P
   9-Mbit Burst of Two Pipelined SRAMs with QDR Architecture JTAG Interface
CY7C1304CV25 CYPRESS-CY7C1304CV25 Datasheet
300Kb / 18P
   9-Mbit Burst of 4 Pipelined SRAM with QDR??Architecture
CY7C1304DV25 CYPRESS-CY7C1304DV25_06 Datasheet
424Kb / 18P
   9-Mbit Burst of 4 Pipelined SRAM with QDR??Architecture
CY7C1303BV18 CYPRESS-CY7C1303BV18 Datasheet
246Kb / 19P
   18-Mbit Burst of 2 Pipelined SRAM with QDR??Architecture
CY7C1305AV25 CYPRESS-CY7C1305AV25 Datasheet
333Kb / 21P
   18-Mbit Burst of 4 Pipelined SRAM with QDR Architecture
CY7C1303CV25 CYPRESS-CY7C1303CV25 Datasheet
539Kb / 21P
   18-Mbit Burst of 2 Pipelined SRAM with QDR Architecture
CY7C1305BV25 CYPRESS-CY7C1305BV25 Datasheet
247Kb / 21P
   18-Mbit Burst of 4 Pipelined SRAM with QDR Architecture
CY7C1305BV25 CYPRESS-CY7C1305BV25_06 Datasheet
918Kb / 21P
   18-Mbit Burst of 4 Pipelined SRAM with QDR??Architecture
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com