ELECTRICAL CHARACTERISTICS (Continued)

Symbol

Parameter

Test Conditions

Min.

Typ.

Max.

Unit

INPUT BUFFER (SI, CE, SCLK and RESET pins)

Threshold Voltage at

Falling Edge

SCLK only

± 10%

0.6

V

V

Threshold Voltage at

Rising Edge

SCLK only

± 10%

4.15

V

V

Hysteresis Voltage

0.85

2.5

V

Input Current

–10

+ 10

µA

Input Capacitance

20

nF

OUTPUT BUFFER (SO pin)

Output LOW Voltage

0.4

V

Output HIGH Voltage

– 1.3V

V

Output Tristate Leakage

Current

–20

20

µA

Output Capacitance

CE Pin Held High

20

pF

Quiescent Supply

per Output Simultaneously

10

mA

SERIAL PERIPHERAL INTERFACE (see fig. 2, timing diagram)

Operating Frequency

D.C.

2

MHz

Enable Lead Time

250

ns

Enable Lag Time

250

ns

Clock HIGH Time

200

ns

Clock LOW Time

200

ns

Data Setup Time

75

ns

Data Hold Time

75

ns

Enable Time

250

ns

Disable Time

250

ns

Data Valid Time

100

ns

Rise Time (SO output)

50

ns

Fall Time (SO output)

50

ns

Rise Time SPI

Inputs (SCK, SI, CE)

200

ns

Fall Time SPI

Inputs (SCLK, SI, CE)

200

ns

Output Data Hold Time

0

µs

L98SI

4/9