Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

CY7C0251-25AC Datasheet(PDF) 4 Page - Cypress Semiconductor

Part # CY7C0251-25AC
Description  4K x 16/18 and 8K x 16/18 Dual-Port Static RAM with SEM, INT, BUSY
Download  21 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY7C0251-25AC Datasheet(HTML) 4 Page - Cypress Semiconductor

  CY7C0251-25AC Datasheet HTML 1Page - Cypress Semiconductor CY7C0251-25AC Datasheet HTML 2Page - Cypress Semiconductor CY7C0251-25AC Datasheet HTML 3Page - Cypress Semiconductor CY7C0251-25AC Datasheet HTML 4Page - Cypress Semiconductor CY7C0251-25AC Datasheet HTML 5Page - Cypress Semiconductor CY7C0251-25AC Datasheet HTML 6Page - Cypress Semiconductor CY7C0251-25AC Datasheet HTML 7Page - Cypress Semiconductor CY7C0251-25AC Datasheet HTML 8Page - Cypress Semiconductor CY7C0251-25AC Datasheet HTML 9Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 21 page
background image
CY7C024/0241
CY7C025/0251
Document #: 38-06035 Rev. *C
Page 4 of 21
Architecture
The CY7C024/0241 and CY7C025/0251 consist of an array of
4K words of 16/18 bits each and 8K words of 16/18 bits each
of dual-port RAM cells, I/O and address lines, and control
signals (CE, OE, R/W). These control pins permit independent
access for reads or writes to any location in memory. To handle
simultaneous writes/reads to the same location, a BUSY pin is
provided on each port. Two interrupt (INT) pins can be utilized
for port-to-port communication. Two semaphore (SEM) control
pins are used for allocating shared resources. With the M/S
pin, the CY7C024/0241 and CY7C025/0251 can function as a
master (BUSY pins are outputs) or as a slave (BUSY pins are
inputs). The CY7C024/0241 and CY7C025/0251 have an
automatic power-down feature controlled by CE. Each port is
provided with its own output enable control (OE), which allows
data to be read from the device.
Functional Description
Write Operation
Data must be set up for a duration of tSD before the rising edge
of R/W in order to guarantee a valid write. A write operation is
controlled by either the R/W pin (see Write Cycle No. 1
waveform) or the CE pin (see Write Cycle No. 2 waveform).
Required inputs for non-contention operations are summa-
rized in Table 1.
If a location is being written to by one port and the opposite
port attempts to read that location, a port-to-port flowthrough
delay must occur before the data is read on the output;
otherwise the data read is not deterministic. Data will be valid
on the port tDDD after the data is presented on the other port.
Read Operation
When reading the device, the user must assert both the OE
and CE pins. Data will be available tACE after CE or tDOE after
OE is asserted. If the user of the CY7C024/0241 or
CY7C025/0251 wishes to access a semaphore flag, then the
SEM pin must be asserted instead of the CE pin, and OE must
also be asserted.
Interrupts
The upper two memory locations may be used for message
passing. The highest memory location (FFF for the
CY7C024/0241, 1FFF for the CY7C025/0251) is the mailbox
for the right port and the second-highest memory location
(FFE for the CY7C024/0241, 1FFE for the CY7C025/0251) is
the mailbox for the left port. When one port writes to the other
port’s mailbox, an interrupt is generated to the owner. The
interrupt is reset when the owner reads the contents of the
mailbox. The message is user defined.
Each port can read the other port’s mailbox without resetting
the interrupt. The active state of the BUSY signal (to a port)
prevents the port from setting the interrupt to the winning port.
Also, an active BUSY to a port prevents that port from reading
its own mailbox and thus resetting the interrupt to it.
If your application does not require message passing, do not
connect the interrupt pin to the processor’s interrupt request
input pin.
The operation of the interrupts and their interaction with Busy
are summarized in Table 2.
Pin Definitions
Left Port
Right Port
Description
CEL
CER
Chip Enable
R/WL
R/WR
Read/Write Enable
OEL
OER
Output Enable
A0L–A11/12L
A0R–A11/12R
Address
I/O0L–I/O15/17L
I/O0R–I/O15/17R
Data Bus Input/Output
SEML
SEMR
Semaphore Enable
UBL
UBR
Upper Byte Select
LBL
LBR
Lower Byte Select
INTL
INTR
Interrupt Flag
BUSYL
BUSYR
Busy Flag
M/S
Master or Slave Select
VCC
Power
GND
Ground
Selection Guide
7C024/0241–15
7C025/0251–15
7C024/0241–25
7C025/0251–25
7C024/0241–35
7C025/0251–35
7C024/0241–55
7C025/0251–55
Maximum Access Time (ns)
15
25
35
55
Typical Operating Current (mA)
190
170
160
150
Typical Standby Current for ISB1 (mA)
50
403020


Similar Part No. - CY7C0251-25AC

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C0251-25AC CYPRESS-CY7C0251-25AC Datasheet
702Kb / 20P
   4K x 16/18 and 8K x 16/18 Dual-Port Static RAM with SEM, INT, BUSY
CY7C0251-25AC CYPRESS-CY7C0251-25AC Datasheet
535Kb / 21P
   4K x 16/18 and 8K x 16/18 Dual-Port Static RAM with SEM, INT, BUSY
CY7C0251-25AC CYPRESS-CY7C0251-25AC Datasheet
535Kb / 21P
   4K x 16/18 and 8K x 16/18 Dual-Port Static RAM with SEM, INT, BUSY
More results

Similar Description - CY7C0251-25AC

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C024E CYPRESS-CY7C024E Datasheet
431Kb / 22P
   4K x 16/18 and 8K x 16/18 Dual-Port Static RAM with SEM, INT, BUSY
CY7C024A CYPRESS-CY7C024A Datasheet
535Kb / 21P
   4K x 16/18 and 8K x 16/18 Dual-Port Static RAM with SEM, INT, BUSY
CY7C024 CYPRESS-CY7C024_09 Datasheet
535Kb / 21P
   4K x 16/18 and 8K x 16/18 Dual-Port Static RAM with SEM, INT, BUSY
CY7C024 CYPRESS-CY7C024 Datasheet
702Kb / 20P
   4K x 16/18 and 8K x 16/18 Dual-Port Static RAM with SEM, INT, BUSY
CY7C144 CYPRESS-CY7C144_09 Datasheet
657Kb / 20P
   8K x 8/9 Dual-Port Static RAM with SEM, INT, BUSY
CY7C145 CYPRESS-CY7C145 Datasheet
391Kb / 19P
   8K x 8/9 Dual-Port Static RAM with Sem, Int, Busy
CY7C138 CYPRESS-CY7C138_05 Datasheet
476Kb / 16P
   4K x 8/9 Dual-Port Static RAM with Sem, Int, Busy
CY7C144 CYPRESS-CY7C144 Datasheet
607Kb / 20P
   8K x 8/9 Dual-Port Static RAM with SEM, INT, BUSY
CY7C138 CYPRESS-CY7C138_09 Datasheet
567Kb / 17P
   4K x 8/9 Dual-Port Static RAM with Sem, Int, Busy
CY7C024AV CYPRESS-CY7C024AV_09 Datasheet
475Kb / 19P
   3.3V 4K/8K/16K x 16/18 Dual-Port Static RAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com