CY7C132/CY7C136
CY7C142/CY7C146
Document #: 38-06031 Rev. *C
Page 4 of 18
AC Test Loads and Waveforms
Switching Characteristics Over the Operating Range (Speeds -15, -25, -30) [5, 10]
Parameter
Description
7C136-15[3]
7C146-15
7C132-25[3]
7C136-25
7C142-25
7C146-25
7C132-30
7C136-30
7C142-30
7C146-30
Unit
Min.
Max.
Min.
Max.
Min.
Max.
Read Cycle
tRC
Read Cycle Time
15
25
30
ns
tAA
Address to Data Valid[11]
15
25
30
ns
tOHA
Data Hold from Address Change
0
00
ns
tACE
CE LOW to Data Valid[11]
15
25
30
ns
tDOE
OE LOW to Data Valid[11]
10
15
20
ns
tLZOE
OE LOW to Low Z[9, 12]
3
33
ns
tHZOE
OE HIGH to High Z[9, 12, 13]
10
15
15
ns
tLZCE
CE LOW to Low Z[9, 12]
3
55
ns
tHZCE
CE HIGH to High Z[9, 12, 13]
10
15
15
ns
tPU
CE LOW to Power-Up[9]
0
00
ns
tPD
CE HIGH to Power-Down[9]
15
25
25
ns
Write Cycle[14]
tWC
Write Cycle Time
15
25
30
ns
tSCE
CE LOW to Write End
12
20
25
ns
tAW
Address Set-up to Write End
12
20
25
ns
tHA
Address Hold from Write End
2
22
ns
tSA
Address Set-up to Write Start
0
00
ns
tPWE
R/W Pulse Width
12
15
25
ns
tSD
Data Set-up to Write End
10
15
15
ns
tHD
Data Hold from Write End
0
00
ns
tHZWE
R/W LOW to High Z [9]
10
15
15
ns
tLZWE
R/W HIGH to Low Z [9]
0
00
ns
Shaded areas contain preliminary information.
Notes:
10. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading of the specified
IOL/IOH, and 30-pF load capacitance.
11. AC test conditions use VOH = 1.6V and VOL = 1.4V.
12. At any given temperature and voltage condition for any given device, tHZCE is less than tLZCE and tHZOE is less than tLZOE.
13. tLZCE, tLZWE, tHZOE, tLZOE, tHZCE, and tHZWE are tested with CL = 5pF as in (b) of AC Test Loads. Transition is measured ±500 mV from steady-state voltage.
14. The internal write time of the memory is defined by the overlap of CE LOW and R/W LOW. Both signals must be LOW to initiate a write and either signal can
terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
3.0V
5V
OUTPUT
R1 893
Ω
R2
347
Ω
30 pF
INCLUDING
JIG AND
SCOPE
GND
90%
90%
10%
<5 ns
<5 ns
5V
OUTPUT
R1 893
Ω
R2
347
Ω
5pF
INCLUDING
JIG AND
SCOPE
(a)
(b)
OUTPUT
1.4V
Equivalent to:
THÉVENIN EQUIVALENT
5V
281
Ω
30 pF
BUSY
OR
INT
BUSY Output Load
(CY7C132/CY7C136 Only)
10%
ALL INPUT PULSES
250
Ω