8 / 21 page
CY7C024/0241
CY7C025/0251
Document #: 38-06035 Rev. *C
Page 8 of 21
ICC
Operating Current
VCC = Max., IOUT = 0 mA,
Outputs Disabled
Com’l
160
230
150
230
mA
Ind
160
260
150
260
ISB1
Standby Current
(Both Ports TTL Levels)
CEL and CER ≥ VIH,
f = fMAX[11]
Com’l
30
50
20
50
mA
Ind
30
65
20
65
ISB2
Standby Current
(One Port TTL Level)
CEL or CER ≥ VIH,
f = fMAX[11]
Com’l
85
135
75
135
mA
Ind
85
150
75
150
ISB3
Standby Current
(Both Ports CMOS
Levels)
Both Ports CE and CER ≥
VCC – 0.2V, VIN ≥ VCC – 0.2V
or VIN ≤ 0.2V, f = 0[11]
Com’l
3
15
3
15
mA
Ind
3
15
3
15
ISB4
Standby Current
(Both Ports CMOS
Levels)
One Port CEL or
CER ≥ VCC – 0.2V,
VIN ≥ VCC – 0.2V or VIN ≤ 0.2V,
Active Port Outputs, f = fMAX[11]
Com’l
80
120
70
120
mA
Ind
80
135
70
135
Electrical Characteristics Over the Operating Range (continued)
Parameter
Description
Test Conditions
7C024/0241–35
7C025/0251–35
7C024/0241–55
7C025/0251–55
Unit
Min. Typ. Max. Min. Typ. Max.
Capacitance[12]
Parameter
Description
Test Conditions
Max.
Unit
CIN
Input Capacitance
TA = 25×C, f = 1 MHz,
VCC = 5.0V
10
pF
COUT
Output Capacitance
10
pF
AC Test Loads and Waveforms
Note:
12. Tested initially and after any design or process changes that may affect these parameters.
3.0V
GND
90%
90%
10%
3ns
3 ns
10%
ALL INPUT PULSES
(a) Normal Load (Load 1)
R1 = 893
Ω
5V
OUTPUT
R2 = 347
Ω
C= 30 pF
VTH =1.4V
OUTPUT
C= 30pF
(b) Thévenin Equivalent (Load 1)
(c) Three-State Delay(Load 3)
C = 30 pF
OUTPUT
Load (Load 2)
R1 = 893
Ω
R2 = 347
Ω
5V
OUTPUT
C= 5pF
RTH = 250Ω
≤
≤