10 / 18 page
CY7C008V/009V
CY7C018V/019V
Document #: 38-06044 Rev. *C
Page 10 of 18
Notes:
32. CE = HIGH for the duration of the above timing (both write and read cycle).
33. I/O0R = I/O0L = LOW (request semaphore); CER = CEL = HIGH.
34. Semaphores are reset (available to both ports) at cycle start.
35. If tSPS is violated, the semaphore will definitely be obtained by one side or the other, but which side will get the semaphore is unpredictable.
Switching Waveforms (continued)
tSOP
tSAA
VALID ADRESS
VALID ADRESS
tHD
DATAIN VALID
DATAOUT VALID
tOHA
tAW
tHA
tACE
tSOP
tSCE
tSD
tSA
tPWE
tSWRD
tDOE
WRITE CYCLE
READ CYCLE
OE
R/W
I/O 0
SEM
A0–A2
Semaphore Read After Write Timing, Either Side[32]
MATCH
tSPS
A0L–A2L
MATCH
R/WL
SEML
R/WR
SEMR
Timing Diagram of Semaphore Contention[33, 34, 35]
A0R–A2R
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
