Electronic Components Datasheet Search |
|
DP83849IF Datasheet(PDF) 55 Page - National Semiconductor (TI) |
|
|
DP83849IF Datasheet(HTML) 55 Page - National Semiconductor (TI) |
55 / 108 page 55 www.national.com 7.1.1 Basic Mode Control Register (BMCR) Table 20. Basic Mode Control Register (BMCR), address 00h Bit Bit Name Default Description 15 RESET 0, RW/SC Reset: 1 = Initiate software Reset / Reset in Process. 0 = Normal operation. This bit, which is self-clearing, returns a value of one until the reset process is complete. The configuration is re-strapped. 14 LOOPBACK 0, RW Loopback: 1 = Loopback enabled. 0 = Normal operation. The loopback function enables MII transmit data to be routed to the MII receive data path. Setting this bit may cause the descrambler to lose synchronization and produce a 500 µs “dead time” before any valid data will appear at the MII receive outputs. 13 SPEED SELEC- TION Strap, RW Speed Select: When auto-negotiation is disabled writing to this bit allows the port speed to be selected. 1 = 100 Mb/s. 0 = 10 Mb/s. 12 AUTO-NEGOTI- ATION ENABLE Strap, RW Auto-Negotiation Enable: Strap controls initial value at reset. If FX is enabled (FX_EN = 1), then this bit will be reset to 0. 1 = Auto-Negotiation Enabled - bits 8 and 13 of this register are ig- nored when this bit is set. 0 = Auto-Negotiation Disabled - bits 8 and 13 determine the port speed and duplex mode. 11 POWER DOWN 0, RW Power Down: 1 = Power down. 0 = Normal operation. Setting this bit powers down the PHY. Only the register block is en- abled during a power down condition. This bit is OR’d with the input from the PWRDOWN_INT pin. When the active low PWRDOWN_INT pin is asserted, this bit will be set. 10 ISOLATE 0, RW Isolate: 1 = Isolates the Port from the MII with the exception of the serial man- agement. 0 = Normal operation. 9 RESTART AUTO-NEGOTI- ATION 0, RW/SC Restart Auto-Negotiation: 1 = Restart Auto-Negotiation. Re-initiates the Auto-Negotiation pro- cess. If Auto-Negotiation is disabled (bit 12 = 0), this bit is ignored. This bit is self-clearing and will return a value of 1 until Auto-Negotiation is initiated, whereupon it will self-clear. Operation of the Auto-Negotiation process is not affected by the management entity clearing this bit. 0 = Normal operation. 8 DUPLEX MODE Strap, RW Duplex Mode: When auto-negotiation is disabled writing to this bit allows the port Du- plex capability to be selected. 1 = Full Duplex operation. 0 = Half Duplex operation. |
Similar Part No. - DP83849IF_06 |
|
Similar Description - DP83849IF_06 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |