Electronic Components Datasheet Search |
|
LM75BIMX-3 Datasheet(PDF) 8 Page - National Semiconductor (TI) |
|
|
LM75BIMX-3 Datasheet(HTML) 8 Page - National Semiconductor (TI) |
8 / 18 page 1.0 Functional Description (Continued) above the nominal 1.7V power up threshold, the internal registers are reset to the power up default values listed above. 1.3 I 2C BUS INTERFACE The LM75 operates as a slave on the I 2C bus, so the SCL line is an input (no clock is generated by the LM75) and the SDA line is a bi-directional serial data path. According to I 2C bus specifications, the LM75 has a 7-bit slave address. The four most significant bits of the slave address are hard wired inside the LM75 and are “1001”. The three least significant bits of the address are assigned to pins A2–A0, and are set by connecting these pins to ground for a low, (0); or to +V S for a high, (1). Therefore, the complete slave address is: 1 0 0 1 A2 A1 A0 MSB LSB 01265807 Note 14: These interrupt mode resets of O.S. occur only when LM75 is read or placed in shutdown. Otherwise, O.S. would remain active indefinitely for any event. FIGURE 4. O.S. Output Temperature Response Diagram www.national.com 8 |
Similar Part No. - LM75BIMX-3 |
|
Similar Description - LM75BIMX-3 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |