Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

CY28342OC Datasheet(PDF) 3 Page - SpectraLinear Inc

Part # CY28342OC
Description  High-performance SiS645/650 Pentium짰 4-Clock Synthesizer
Download  21 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SPECTRALINEAR [SpectraLinear Inc]
Direct Link  http://www.spectralinear.com
Logo SPECTRALINEAR - SpectraLinear Inc

CY28342OC Datasheet(HTML) 3 Page - SpectraLinear Inc

  CY28342OC Datasheet HTML 1Page - SpectraLinear Inc CY28342OC Datasheet HTML 2Page - SpectraLinear Inc CY28342OC Datasheet HTML 3Page - SpectraLinear Inc CY28342OC Datasheet HTML 4Page - SpectraLinear Inc CY28342OC Datasheet HTML 5Page - SpectraLinear Inc CY28342OC Datasheet HTML 6Page - SpectraLinear Inc CY28342OC Datasheet HTML 7Page - SpectraLinear Inc CY28342OC Datasheet HTML 8Page - SpectraLinear Inc CY28342OC Datasheet HTML 9Page - SpectraLinear Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 21 page
background image
CY28342
Rev 1.0, November 20, 2006
Page 3 of 21
Pin Description [2]
Pin
Name
PWR
I/O
Description
6XIN
I
Oscillator buffer input. Connect to a crystal or to an external clock.
7
XOUT
VDDR
O
Oscillator buffer output. Connect to a crystal. Do not connect when
an external clock is applied at XIN.
39,40,43,44
CPU (0:1)T,
CPU (0:1)C
VDDC
O
Differential host output clock pairs. See Table 1 for frequencies and
functionality.
16,17,20,23
PCI (0:5)
VDDP
O
PCI clock outputs. See Table 1.
14
FS3/PCI_F0
VDDP
I/O
PD
Power-on bidirectional Input/Output (I/O). At power-up, FS3 is the
input. When VTTPWRGD transitions to a logic HIGH, FS3 state is
latched and this pin becomes PCI_F0 clock output. See Table 1.
15
FS4/PCI_F1
VDDP
I/O
PD
Power-on bidirectional I/O. At power-up, FS4 is the input. When
VTTPWRGD transitions to a logic HIGH, FS4 state is latched and this
pin becomes PCI_F1 Clock Output. See Table 1.
2
FS0/REF0
VDDR
I/O
PD
Power-on bidirectional I/O. At power-up, FS0 is the input. When
VTTPWRGD transitions to a logic HIGH, FS0 state is latched and this
pin becomes REF0, buffered Output copy of the device’s XIN clock.
3
FS1/REF1
VDDR
I/O
PD
Power-on bidirectional I/O. At power-up, FS1 is the input. When
VTTPWRGD is transited to logic LOW, FS1 state is latched and this pin
becomes REF1, buffered Output copy of the device’s XIN clock.
4
FS2/REF2
VDDR
I/O
PD
Power-on bidirectional I/O. At power-up, FS2 is the input. When
VTTPWRGD is transited to logic LOW, FS2 state is latched and this pin
becomes REF2, buffered Output copy of the device’s XIN clock.
38
IREF
I
Current reference programming input for CPU buffers. A resistor is
connected between this pin and VSS. See Figure 8.
33
PD#/VTTPR
GD
I
PU
Power-down input/VTT power good input. At power-up, VTTPWRGD
is the input. When this input is transitions initially from LOW to HIGH,
the FS (0:4) and MULT0 are latched. After the first LOW-to-HIGH
transition, this pin becomes a PD# input with an internal pull-up. When
PD# is asserted LOW, the device enters power-down mode. See power
management function.
27
48M
VDD48M
O
Fixed 48-MHz USB clock output.
26
24_48M/MUL
T0
VDD48M
I/O
PU
Power-on bidirectional I/O. At power-up, MULT0 is the input. When
VTTPWRGD is transitions to logic HIGH MULT0 state is latched and this
pin becomes 24_48M, SIO programmable clock output.
9,10
ZCLK (0:1)
VDDZ
O
HyperZip Clock Outputs. See Table 1.
34
SDATA
I/O
Serial Data Input. Conforms to the SMBus specification of a Slave
Receive/Transmit device. It is an input when receiving data, and an open
drain output when acknowledging or transmitting data.
35
SCLK
I
Serial Clock Input. Conforms to the SMBus specification.
12
SRESET#
O
PCI Clock Disable Input. If Byte12 Bit7 = 0, this pin becomes an
SRESET# open drain output, and the internal pull-up is not active. See
system reset description.
PCI_STP#
I
PU
System Reset Control Output. If Byte12 Bit7 = 1 (Default), this pin
becomes PCI Clock Disable Input. When PCI_STP# is asserted LOW,
PCI (0:5) clocks are synchronously disabled in a LOW state. This pin
does not affect PCI_F (0:1) if they are programmed to be free-running
clocks via the device’s SMBus interface.
45
CPU_STP#
I
PU
CPU Clock Disable Input. When asserted LOW, CPU (0:1)T clocks are
synchronously disabled in a HIGH state and CPU (0:1)C clocks are
synchronously disabled in a LOW state.


Similar Part No. - CY28342OC

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY28342OC CYPRESS-CY28342OC Datasheet
178Kb / 22P
   High-performance SiS645/650 Pentium 4 Clock Synthesizer
CY28342OCT CYPRESS-CY28342OCT Datasheet
178Kb / 22P
   High-performance SiS645/650 Pentium 4 Clock Synthesizer
More results

Similar Description - CY28342OC

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY28342 CYPRESS-CY28342 Datasheet
178Kb / 22P
   High-performance SiS645/650 Pentium 4 Clock Synthesizer
C9870G CYPRESS-C9870G Datasheet
175Kb / 25P
   High Performance Pentium짰 4 Clock Synthesizer
CY28381 CYPRESS-CY28381 Datasheet
143Kb / 19P
   High-Performance SiS645DX/648DX/650/651 Intel Pentium 4 Clock Synthesizer
C9827H CYPRESS-C9827H Datasheet
171Kb / 25P
   High Performance Pentium 4 Clock Synthesizer
logo
SpectraLinear Inc
CY2254A SPECTRALINEAR-CY2254A Datasheet
111Kb / 7P
   Pentium짰 Processor Compatible Clock Synthesizer/Driver
logo
Maxim Integrated Produc...
MAX3674 MAXIM-MAX3674 Datasheet
314Kb / 19P
   High-Performance, Dual-Output, Network Clock Synthesizer
Rev 0; 12/07
logo
Texas Instruments
CDC7005 TI-CDC7005 Datasheet
397Kb / 29P
[Old version datasheet]   3.3-V HIGH PERFORMANCE CLOCK SYNTHESIZER AND JITTER CLEANER
logo
Motorola, Inc
MC12429 MOTOROLA-MC12429 Datasheet
123Kb / 12P
   HIGH FREQUENCY CLOCK SYNTHESIZER
logo
Exar Corporation
XR81101 EXAR-XR81101 Datasheet
208Kb / 8P
   Universal Clock - High Frequency LVCMOS Clock Synthesizer
XR81102 EXAR-XR81102 Datasheet
176Kb / 8P
   Universal Clock - High Frequency LVPECL Clock Synthesizer
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com