Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF HTML

SL15101 Datasheet(PDF) 5 Page - SpectraLinear Inc

Part No. SL15101
Description  Programmable Spread Spectrum Clock Generator (SSCG)
Download  16 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  SPECTRALINEAR [SpectraLinear Inc]
Homepage  http://www.spectralinear.com
Logo 

SL15101 Datasheet(HTML) 5 Page - SpectraLinear Inc

 
Zoom Inzoom in Zoom Outzoom out
 5 / 16 page
background image
Rev 1.8, August 10, 2007
Page 5 of 16
SL15101
Operating Supply Current
IDD
FIN=30MHz and all 4 clocks are
at 66MHz and +/-2.0% Spread
and CL=0
-
7.9
9.4
mA
Standby Current
ISBC
PD#=GND
-
70
90
A
Output Leakage Current
IOL
Pins 4, 6, 7 and 8 if
programmed as SSCLK or
REFOUT
-10
-
10
A
Minimum setting value
-
8
-
pF
Maximum setting value
-
40
-
pF
Programmable
Input Capacitance at
Pins 2 and 3
PCin
PCout
Resolution (programming steps)
-
0.5
-
pF
Input Capacitance
CIN2
Pins 4 and 8 if programmed as
PD#, OE, SSON or FS
-4
6
pF
Load Capacitance
CL
Pins 4, 6, 7 and 8 If
programmed as SSCLK or
REFCLK
-
-
15
pF
AC Electrical Characteristics (C-Grade)
Unless otherwise stated VDD= 3.3V+/- 10%, CL=15pF and Ambient Temperature range 0 to +85 Deg C
Parameter
Symbol
Condition
Min
Typ
Max
Unit
Input Frequency Range
FIN1
Crystal or Ceramic Resonator
8
-
48
MHz
Input Frequency Range
FIN2
External Clock
8
-
166
MHz
Output Frequency Range FOUT1
SSCLK
3
-
200
MHz
Output Frequency Range FOUT2
REFCLK, crystal or resonator input
0.25
-
48
MHz
Output Frequency Range FOUT3
REFCLK, clock input
0.25
-
166
MHz
Output Duty Cycle
DC1
SSCLK
45
50
55
%
Output Duty Cycle
DC2
REFCLK , Xtal input
45
50
55
%
Output Duty Cycle
DC3
REFCLK, clock input
40
50
60
%
Input Duty Cycle
DCIN
Clock Input, Pin 3
40
50
60
%
Output Rise/Fall Time
tr/f1
Programmable, VDD=3.3V,
CL=15pF, 20 to 80% of VDD
-
4.00
4.80
ns
Output Rise/Fall Time
tr/f2
Programmable, VDD=3.3V,
CL=15pF, 20 to 80% of VDD
-
2.00
2.40
ns
Output Rise/Fall Time
tr/f3
Programmable, VDD=3.3V,
CL=15pF, 20 to 80% of VDD
-
1.40
1.70
ns
Output Rise/Fall Time
tr/f4
Programmable, VDD=3.3V,
CL=15pF, 20 to 80% of VDD
-
1.10
1.35
ns
Output Rise/Fall Time
tr/f5
Programmable, VDD=3.3V,
CL=15pF, 20 to 80% of VDD
-
0.85
1.00
ns
Output Rise/Fall Time
tr/f6
Programmable, VDD=3.3V,
CL=15pF, 20 to 80% of VDD
-
0.70
0.85
ns
Output Rise/Fall Time
tr/f7
Programmable, VDD=3.3V,
CL=15pF, 20 to 80% of VDD
-
0.55
0.67
ns


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn