Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

ADN2805ACPZ-RL7 Datasheet(PDF) 9 Page - Analog Devices

Part No. ADN2805ACPZ-RL7
Description  1.25 Gbps Clock and Data Recovery IC
Download  16 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  AD [Analog Devices]
Homepage  http://www.analog.com
Logo 

ADN2805ACPZ-RL7 Datasheet(HTML) 9 Page - Analog Devices

Zoom Inzoom in Zoom Outzoom out
 9 / 16 page
background image
ADN2805
Rev. 0 | Page 9 of 16
Table 7. Internal Register Map1, 2
Reg. Name
R/W
Address
D7
D6
D5
D4
D3
D2
D1
D0
FREQ0
R
0x0
MSB
LSB
FREQ1
R
0x1
MSB
LSB
FREQ2
R
0x2
0
MSB
LSB
RATE
R
0x3
COARSE_RD[8] MSB
Coarse Data Rate Readback
COARSE_RD[1]
MISC
R
0x4
X
X
X
Static
LOL
LOL
Status
Data Rate
Measure
Complete
X
COARSE_RD[0]
(LSB)
CTRLA
W
0x8
fREF Range
Data Rate/DIV_fREF Ratio
Measure Data Rate
Lock to Reference
CTRLB
W
0x9
Config
LOL
Reset
MISC[4]
System
Reset
0
Reset
MISC[2]
0
0
0
CTRLC
W
0x11
0
0
0
0
0
0
Squelch Mode
Output Boost
1 All writeable registers default to 0x00.
2 X = don’t care.
Table 8. Miscellaneous Register, MISC1
Static LOL
LOL Status
Data Rate Measurement Complete
Coarse Rate Readback LSB
D7
D6
D5
D4
D3
D2
D1
D0
X
X
X
0 = waiting for next LOL
0 = locked
0 = measuring data rate
X
COARSE_RD[0]
1 = static LOL until reset
1 = acquiring
1 = measurement complete
1 X = don’t care.
Table 9. Control Register, CTRLA1
fREF Range
Data Rate/DIV_fREF Ratio
Measure Data Rate
Lock to Reference
D7
D6
D5
D4
D3
D2
D1
D0
0
0
10 MHz to 20 MHz
0
0
0
0
1
Set to 1 to measure data rate
0 = lock to input data
0
1
20 MHz to 40 MHz
0
0
0
1
2
1 = lock to reference clock
1
0
40 MHz to 80 MHz
0
0
1
0
4
1
1
80 MHz to 160 MHz
n
2n
1
0
0
0
256
1 Where DIV_f
REF
is the divided down reference referred to the 10 MHz to 20 MHz band.
Table 10. Control Register, CTRLB
Configure LOL
Reset MISC[4]
System Reset
Reset MISC[2]
D7
D6
D5
D4
D3
D2
D1
D0
0 = LOL pin normal operation
Write a 1 followed by
0 to reset MISC[4]
Write a 1 followed by
0 to reset ADN2805
Set to 0
Write a 1 followed by
0 to reset MISC[2]
Set to 0
Set to 0
Set to 0
1 = LOL pin is static LOL
Table 11. Control Register, CTRLC
Squelch Mode
Output Boost
D7
D6
D5
D4
D3
D2
D1
D0
Set to 0
Set to 0
Set to 0
Set to 0
Set to 0
Set to 0
0 = SQUELCH DATAOUT and CLKOUT
0 = default output swing
1 = SQUELCH DATAOUT or CLKOUT
1 = boost output swing


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn