Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

74VHC74 Datasheet(PDF) 1 Page - STMicroelectronics

Part No. 74VHC74
Description  DUAL D-TYPE FLIP FLOP WITH PRESET AND CLEAR
Download  10 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  STMICROELECTRONICS [STMicroelectronics]
Homepage  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

74VHC74 Datasheet(HTML) 1 Page - STMicroelectronics

  74VHC74 Datasheet HTML 1Page - STMicroelectronics 74VHC74 Datasheet HTML 2Page - STMicroelectronics 74VHC74 Datasheet HTML 3Page - STMicroelectronics 74VHC74 Datasheet HTML 4Page - STMicroelectronics 74VHC74 Datasheet HTML 5Page - STMicroelectronics 74VHC74 Datasheet HTML 6Page - STMicroelectronics 74VHC74 Datasheet HTML 7Page - STMicroelectronics 74VHC74 Datasheet HTML 8Page - STMicroelectronics 74VHC74 Datasheet HTML 9Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 10 page
background image
74VHC74
DUAL D-TYPE FLIP FLOP WITH PRESET AND CLEAR
June 1999
s
HIGH SPEED:
fMAX =170 MHz (TYP.) at VCC =5V
s
LOW POWER DISSIPATION:
ICC =2
µA (MAX.) at TA =25 oC
s
HIGH NOISE IMMUNITY:
VNIH =VNIL =28% VCC (MIN.)
s
POWER DOWN PROTECTION ON INPUTS
s
SYMMETRICAL OUTPUT IMPEDANCE:
|IOH|=IOL = 8 mA (MIN)
s
BALANCED PROPAGATION DELAYS:
tPLH
≅ tPHL
s
OPERATING VOLTAGE RANGE:
VCC (OPR) = 2V to 5.5V
s
PIN AND FUNCTION COMPATIBLE WITH
74 SERIES 74
s
IMPROVED LATCH-UP IMMUNITY
DESCRIPTION
The 74VHC74 is an advanced high-speed CMOS
DUAL D-TYPE FLIP FLOP WITH PRESET AND
CLEAR fabricated with sub-micron silicon gate
and
double-layer
metal
wiring
C
2MOS
technology.
A signal on the D INPUT is transfered to the Q
OUTPUT during the positive going transition of
the clock pulse.
CLEAR and PRESET are independent of the
clock and accomplished by a low setting on the
appropriate input.
It is ideal for low power applications maintaining
high speed operation similar to equivalent Bipolar
Schottky TTL.
Power down protection is provided on all inputs
and 0 to 7V can be accepted on inputs with no
regard to the supply voltage. This device can be
used to interface 5V to 3V.
All inputs
and
outputs are
equipped with
protection circuits against static discharge, giving
them 2KV ESD immunity and transient excess
voltage.
PIN CONNECTION AND IEC LOGIC SYMBOLS
ORDER CODES :
74VHC74M
74VHC74T
M
(Micro Package)
T
(TSSOP Package)
®
1/10


Html Pages

1  2  3  4  5  6  7  8  9  10 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn