Electronic Components Datasheet Search |
|
ST7262 Datasheet(PDF) 83 Page - STMicroelectronics |
|
ST7262 Datasheet(HTML) 83 Page - STMicroelectronics |
83 / 139 page ST7262 83/139 10.6 USB INTERFACE (USB) 10.6.1 Introduction The USB Interface implements a low-speed func- tion interface between the USB and the ST7 mi- crocontroller. It is a highly integrated circuit which includes the transceiver, 3.3 voltage regulator, SIE and DMA. No external components are needed apart from the external pull-up on USBDM for low speed recognition by the USB host. The use of DMA architecture allows the endpoint definition to be completely flexible. Endpoints can be config- ured by software as in or out. 10.6.2 Main Features ■ USB Specification Version 1.1 Compliant ■ Supports Low-Speed USB Protocol ■ Two or Three Endpoints (including default one) depending on the device (see device feature list and register map) ■ CRC generation/checking, NRZI encoding/ decoding and bit-stuffing ■ USB Suspend/Resume operations ■ DMA Data transfers ■ On-Chip 3.3V Regulator ■ On-Chip USB Transceiver 10.6.3 Functional Description The block diagram in Figure 50, gives an overview of the USB interface hardware. For general information on the USB, refer to the “Universal Serial Bus Specifications” document available at http//:www.usb.org. Serial Interface Engine The SIE (Serial Interface Engine) interfaces with the USB, via the transceiver. The SIE processes tokens, handles data transmis- sion/reception, and handshaking as required by the USB standard. It also performs frame format- ting, including CRC generation and checking. Endpoints The Endpoint registers indicate if the microcontrol- ler is ready to transmit/receive, and how many bytes need to be transmitted. DMA When a token for a valid Endpoint is recognized by the USB interface, the related data transfer takes place, using DMA. At the end of the transaction, an interrupt is generated. Interrupts By reading the Interrupt Status register, applica- tion software can know which USB event has oc- curred. Figure 50. USB Block Diagram CPU MEMORY Transceiver 3.3V Voltage Regulator SIE ENDPOINT DMA INTERRUPT Address, and interrupts USBDM USBDP USBVCC 6 MHz REGISTERS REGISTERS data buses USBGND |
Similar Part No. - ST7262_06 |
|
Similar Description - ST7262_06 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |