Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

74LVQ157 Datasheet(PDF) 1 Page - STMicroelectronics

Part No. 74LVQ157
Description  LOW VOLTAGE QUAD 2 CHANNEL MULTIPLEXER
Download  8 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

74LVQ157 Datasheet(HTML) 1 Page - STMicroelectronics

  74LVQ157 Datasheet HTML 1Page - STMicroelectronics 74LVQ157 Datasheet HTML 2Page - STMicroelectronics 74LVQ157 Datasheet HTML 3Page - STMicroelectronics 74LVQ157 Datasheet HTML 4Page - STMicroelectronics 74LVQ157 Datasheet HTML 5Page - STMicroelectronics 74LVQ157 Datasheet HTML 6Page - STMicroelectronics 74LVQ157 Datasheet HTML 7Page - STMicroelectronics 74LVQ157 Datasheet HTML 8Page - STMicroelectronics  
Zoom Inzoom in Zoom Outzoom out
 1 / 8 page
background image
74LVQ157
LOW VOLTAGE QUAD 2 CHANNEL MULTIPLEXER
®
February 1999
ORDER CODES :
74LVQ157M
74LVQ157T
M
(Micro Package)
s
HIGH SPEED:
tPD = 5 ns (TYP.) at VCC =3.3V
s
COMPATIBLE WITH TTL OUTPUT
s
LOW POWER DISSIPATION:
ICC =4
µA (MAX.) at TA =25 oC
s
LOW NOISE:
VOLP = 0.2V (TYP.) at VCC = 3.3V
s
75
Ω TRANSMISSION LINE OUTPUT DRIVE
CAPABILITY
s
SYMMETRICAL OUTPUT IMPEDANCE:
|IOH|=IOL = 12 mA (MIN)
s
PCI BUS LEVELS GUARANTEED AT 24mA
s
BALANCED PROPAGATION DELAYS:
tPLH
≅ tPHL
s
OPERATING VOLTAGE RANGE:
VCC (OPR) = 2V to 3.6V (1.2VData Retention)
s
PIN AND FUNCTION COMPATIBLE WITH
74 SERIES 157
s
IMPROVED LATCH-UP IMMUNITY
DESCRIPTION
The LVQ157 is a low voltage CMOS QUAD
2-CHANNEL
MULTIPLEXER
fabricated
with
sub-micron silicon gate and double-layer metal
wiring C
2MOS technology. It is ideal for low
power and low noise 3.3V applications.
T
(TSSOP Package)
It has better speed performance at 3.3V than 5V
LSTTL family combined with the true CMOS low
power consumption.
It consists of four 2-input digital multiplexers with
common select and strobe inputs. When strobe
input is held high selection of data is inhibit and
all the outputs become low. The
SELECT
decoding determines whether the A or B inputs
get routed to their corresponding Y outputs.
All inputs
and
outputs are
equipped with
protection circuits against static discharge, giving
them 2KV ESD immunity and transient excess
voltage.
PIN CONNECTION AND IEC LOGIC SYMBOLS
1/8


Html Pages

1  2  3  4  5  6  7  8 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn