3

PS8374B

05/02/00

12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012

12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012

PI5C6801C

10-BitBusSwitchwithPrechargedOutputs

forLiveInsertionand-2VUndershootProtection

Notes:

1. This parameter is warranted but not production tested. The propagation delay is based on the RC time constant of the typical

on-state resistance of the switch and a load capacitance of 50pF, when driven by an ideal voltage source (zero output impedance).

Parameter Measurements

VOLTAGE WAVEFORMS

PROPAGATION DELAY TIMES

VOLTAGE WAVEFORMS

ENABLE AND DISABLE TIMES

Notes:

2. Waveform 1 is for an output with internal conditions such that the output is LOW except when disabled by the output control.

Waveform 2 is for an output with internal conditions such that the output is HIGH except when disabled by the output control.

4. The outputs are measured one at a time with one transition per measurement.

Output

Control

(Low Level

Enabling)

0V

1.5V

1.5V

1.5V

1.5V

3.5V

0V

+0.3V

-0.3V

Output

Waveform 1

S1 at 6V

(see Note 2)

Output

Waveform 2

S1 at Open

(see Note 2)

3V

t

s

e

T1

S

p

n

e

p

O

L

P

Z

P

V

7

H

P

Z

P

n

e

p

O

7V

Open

GND

S1

LOAD CIRCUIT

From Output

Under Test

CL = 50pF

(See note 1)

r

e

t

e

m

a

r

a

Ps

n

o

it

i

d

n

o

C

t

s

e

T

)

1

(

)t

u

p

n

I

(

m

o

r

F)t

u

p

t

u

O

(

o

T

C

V

5

.

0

±

V

5

C

V

4

=

s

ti

n

U

.

n

i

M.

x

a

M.

n

i

M.

x

a

M

p

B

r

o

AA

r

o

B5

2

.

05

2

.

0

s

n

Z

P

D

N

G

=

V

S

A

I

B

N

OB

r

o

A

0

20

32

26

3

Z

P

V

3

=

V

S

A

I

B0

20

32

26

3

H

P

D

N

G

=

V

S

A

I

B

N

OB

r

o

A

0

20

32

26

3

L

P

V

3

=

V

S

A

I

B0

20

32

26

3

Input

3V

1.5V

1.5V

1.5V

1.5V

0V

Output