Electronic Components Datasheet Search
  English  ▼

Delete All


Preview PDF Download HTML

TC74HC123AP Datasheet(PDF) 1 Page - Toshiba Semiconductor

Part No. TC74HC123AP
Description  Dual Retriggerable Monostable Multivibrator
Download  14 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  TOSHIBA [Toshiba Semiconductor]
Homepage  http://www.semicon.toshiba.co.jp/eng

TC74HC123AP Datasheet(HTML) 1 Page - Toshiba Semiconductor

Zoom Inzoom in Zoom Outzoom out
 1 / 14 page
background image
TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic
Dual Retriggerable Monostable Multivibrator
The TC74HC123A is a high speed CMOS MONOSTABLE
MULTIVIBRATOR fabricated with silicon gate C2MOS
It achieves the high speed operation similar to equivalent
LSTTL while maintaining the CMOS low power dissipation.
There are two trigger inputs,
A input (negative edge), and B
input (positive edge). These inputs are valid for a slow rise/fall
time signal (tr = tf = 1 s) as they are schmitt trigger inputs. This
device may also be triggered by using CLR input (positive
After triggering, the output stays in a MONOSTABLE state for
a time period determined by the external resistor and capacitor
(Rx, Cx ). A low level at the CLR input breaks this state. In the
MONOSTABLE state, if a new trigger is applied, it extends the
MONOSTABLE period (retrigger mode).
Limits for Cx and Rx are:
External capacitor, Cx: No limit
External resistor, Rx: VCC = 2.0 V more than 5 kΩ
VCC ≥ 3.0 V more than 1 kΩ
All inputs are equipped with protection circuits against static
discharge or transient excess voltage.
Features (Note)
• High speed: tpd = 25 ns (typ.) at VCC = 5 V
• Low power dissipation
Standby state: ICC = 4 μA (max) at Ta = 25°C
Active state: ICC = 700 μA (max) at Ta = 25°C
• High noise immunity: VNIH = VNIL = 28% VCC (min)
• Output drive capability: 10 LSTTL loads
• Symmetrical output impedance: |IOH| = IOL = 4 mA (min)
• Balanced propagation delays: tpLH ∼− tpHL
• Wide operating voltage range: VCC (opr) = 2 to 6 V
• Pin and function compatible with 74LS123
In the case of using only one circuit, CLR should be tied to GND, Rx/Cx・Cx・Q・ Q should be tied to OPEN,
the other inputs should be tied to VCC or GND.
Note: xxxFN (JEDEC SOP) is not available in
: 1.00 g (typ.)
: 0.18 g (typ.)
: 0.13 g (typ.)

Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14 

Datasheet Download

Link URL

Privacy Policy
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com

Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn