Electronic Components Datasheet Search |
|
TC59LM913AMG-50 Datasheet(PDF) 3 Page - Toshiba Semiconductor |
|
TC59LM913AMG-50 Datasheet(HTML) 3 Page - Toshiba Semiconductor |
3 / 46 page TC59LM913AMG-50 2005-11-08 3/46 Rev 1.1 BLOCK DIAGRAM Note: The TC59LM913AMG configuration is 8 Bank of 16384 × 256 × 16 of cell array with the DQ pins numbered DQ0~DQ15. DQ0~DQ15 DLL CLOCK BUFFER CLK CLK PD To each block COMMAND DECODER CS FN ADDRESS BUFFER CONTROL SIGNAL GENERATOR MODE REGISTER REFRESH COUNTER A0~A13 BA0~BA2 BURST COUNTER WRITE ADDRESS LATCH/ ADDRESS COMPARATOR UPPER ADDRESS LATCH READ DATA BUFFER DQ BUFFER DQS LOWER ADDRESS LATCH WRITE DATA BUFFER BANK #7 BANK #6 BANK #5 BANK #4 BANK #3 BANK #2 BANK #1 BANK #0 MEMORY CELL ARRAY COLUMN DECODER |
Similar Part No. - TC59LM913AMG-50 |
|
Similar Description - TC59LM913AMG-50 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |