 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
MAX13037 Datasheet(PDF) 4 Page - Maxim Integrated Products |
|
||||||||||||||||||||||||||||||
MAX13037 Datasheet(HTML) 4 Page - Maxim Integrated Products |
|
|
4 / 22 page 
Automotive Contact Monitor and Level Shifters with LDO Regulator 4 _______________________________________________________________________________________ ELECTRICAL CHARACTERISTICS (continued) (BAT = +6V to +26V, TA = -40°C to +125°C, unless otherwise noted. Typical values are at BAT = +14V, TA = +25°C.) (Note 2) PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS LINEAR REGULATOR MAX13037, VBAT = +14V, ILOAD = 1mA 4.92 5.00 5.08 Output Voltage VLO MAX13038, VBAT = +14V, ILOAD = 1mA 3.234 3.300 3.366 V VLO = +5V (MAX13037) 0.53 1 ILOAD = 1mA to 50mA, VBAT = +14V VLO = +3.3V (MAX13038) 0.53 1 VLO = +5V (MAX13037) 1 1.85 Load Regulation LOAD_REG ILOAD = 1mA to 150mA, VBAT = +14V VLO = +3.3V (MAX13038) 1 1.85 % Line Regulation LINE_REG VBAT = +6V to +26V -0.9 +0.9 mV/V VLO = +5V, ILO = 50mA (MAX13037) 330 VLO = +5V, ILO = 150mA (MAX13037) 1000 Dropout Voltage VDROP VLO = +3.3V, ILO = 150mA (MAX13038) 1300 mV Output Current Limit ILIM VBAT = +14V 150 mA Power-Supply Rejection Ratio PSRR ILO = 10mA, f = 100Hz, 500mVP-P, AC-coupled into VBAT 68 dB Start-Up Time tSTART 1ms RESET, WATCHDOG Reset Reference Voltage VRST THRESH from high to low 1.20 1.24 1.28 V THERMAL SHUTDOWN Thermal Shutdown Temperature TSHDN (Note 6) 165 °C Thermal Shutdown Temperature for Wetting Currents Only TWARN (Note 7) 135 °C Thermal Shutdown Hysteresis THYST 15 °C TIMING CHARACTERISTICS (BAT = +6V to +26V, TA = -40°C to +125°C, unless otherwise noted. Typical values are at BAT = +14V, TA = +25°C.) (Note 2) PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS VBAT = +6V 22 35 IN0 to DO0 Propagation Delay, IN1 to DO1 Propagation Delay tPROP VBAT = +14V 22 µs CLK Frequency fCLK Input rise/fall time < 2ns 5 MHz Falling Edge of CS to Rising Edge of CLK Required Setup Time tLEAD Input rise/fall time < 2ns, Figure 1 110 ns Falling Edge of CLK to Rising Edge of CS Required Setup Time tLAG Input rise/fall time < 2ns, Figure 1 50 ns |
English ▼
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
