Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

EDE1116ABSE-6E-E Datasheet(PDF) 21 Page - Elpida Memory

Part # EDE1116ABSE-6E-E
Description  1G bits DDR2 SDRAM
Download  82 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ELPIDA [Elpida Memory]
Direct Link  http://www.elpida.com/en
Logo ELPIDA - Elpida Memory

EDE1116ABSE-6E-E Datasheet(HTML) 21 Page - Elpida Memory

Back Button EDE1116ABSE-6E-E Datasheet HTML 17Page - Elpida Memory EDE1116ABSE-6E-E Datasheet HTML 18Page - Elpida Memory EDE1116ABSE-6E-E Datasheet HTML 19Page - Elpida Memory EDE1116ABSE-6E-E Datasheet HTML 20Page - Elpida Memory EDE1116ABSE-6E-E Datasheet HTML 21Page - Elpida Memory EDE1116ABSE-6E-E Datasheet HTML 22Page - Elpida Memory EDE1116ABSE-6E-E Datasheet HTML 23Page - Elpida Memory EDE1116ABSE-6E-E Datasheet HTML 24Page - Elpida Memory EDE1116ABSE-6E-E Datasheet HTML 25Page - Elpida Memory Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 82 page
background image
EDE1104ABSE, EDE1108ABSE, EDE1116ABSE
Data Sheet E0852E50 (Ver. 5.0)
21
Clock Jitter [DDR2-800, 667]
-8E
-6C, -6E
Frequency (Mbps)
800
667
Parameter
Symbol
min.
max.
min.
max.
Unit
Notes
Average clock period
tCK (avg)
2500
8000
3000
8000
ps
1
Clock period jitter
tJIT (per)
−100
100
−125
125
ps
5
Clock period jitter during
DLL locking period
tJIT
(per, lck)
−80
80
−100
100
ps
5
Cycle to cycle period jitter
tJIT (cc)
200
250
ps
6
Cycle to cycle clock period jitter
during DLL locking period
tJIT (cc, lck)
160
200
ps
6
Cumulative error across 2 cycles
tERR (2per)
−150
150
−175
175
ps
7
Cumulative error across 3 cycles
tERR (3per)
−175
175
−225
225
ps
7
Cumulative error across 4 cycles
tERR (4per)
−200
200
−250
250
ps
7
Cumulative error across 5 cycles
tERR (5per)
−200
200
−250
250
ps
7
Cumulative error across
n=6,7,8,9,10 cycles
tERR
(6-10per)
−300
300
−350
350
ps
7
Cumulative error across
n=11, 12,…49,50 cycles
tERR
(11-50per)
−450
450
−450
450
ps
7
Average high pulse width
tCH (avg)
0.48
0.52
0.48
0.52
tCK (avg)
2
Average low pulse width
tCL (avg)
0.48
0.52
0.48
0.52
tCK (avg)
3
Duty cycle jitter
tJIT (duty)
−100
100
−125
125
ps
4
Notes: 1. tCK (avg) is calculated as the average clock period across any consecutive 200cycle window.
N
tCKj
avg
tCK
N
j
=
=1
)
(
N = 200
2. tCH (avg) is defined as the average high pulse width, as calculated across any consecutive 200 high
pulses.
))
(
(
)
(
1
avg
tCK
N
tCHj
avg
tCH
N
j
×
=
=
N = 200
3. tCL (avg) is defined as the average low pulse width, as calculated across any consecutive 200 low pulses.
))
(
(
)
(
1
avg
tCK
N
tCLj
avg
tCL
N
j
×
=
=
N = 200
4. tJIT (duty) is defined as the cumulative set of tCH jitter and tCL jitter. tCH jitter is the largest deviation of
any single tCH from tCH (avg).
tCL jitter is the largest deviation of any single tCL from tCL (avg).
tJIT (duty) is not subject to production test.
tJIT (duty) = Min./Max. of {tJIT (CH), tJIT (CL)}, where:
tJIT (CH) = {tCHj- tCH (avg) where j = 1 to 200}
tJIT (CL) = {tCLj
− tCL (avg) where j = 1 to 200}
5. tJIT (per) is defined as the largest deviation of any single tCK from tCK (avg).
tJIT (per) = Min./Max. of { tCKj
− tCK (avg) where j = 1 to 200}
tJIT (per) defines the single period jitter when the DLL is already locked. tJIT (per, lck) uses the same
definition for single period jitter, during the DLL locking period only. tJIT (per) and tJIT (per, lck) are not
subject to production test.
6. tJIT (cc) is defined as the absolute difference in clock period between two consecutive clock cycles:


Similar Part No. - EDE1116ABSE-6E-E

ManufacturerPart #DatasheetDescription
logo
Elpida Memory
EDE1116ACBG ELPIDA-EDE1116ACBG Datasheet
816Kb / 82P
   1G bits DDR2 SDRAM
EDE1116ACBG-5C-E ELPIDA-EDE1116ACBG-5C-E Datasheet
816Kb / 82P
   1G bits DDR2 SDRAM
EDE1116ACBG-6E-E ELPIDA-EDE1116ACBG-6E-E Datasheet
816Kb / 82P
   1G bits DDR2 SDRAM
EDE1116ACBG-8E-E ELPIDA-EDE1116ACBG-8E-E Datasheet
816Kb / 82P
   1G bits DDR2 SDRAM
EDE1116ACSE ELPIDA-EDE1116ACSE Datasheet
819Kb / 82P
   1G bits DDR2 SDRAM
More results

Similar Description - EDE1116ABSE-6E-E

ManufacturerPart #DatasheetDescription
logo
Elpida Memory
EDE1104ACBG ELPIDA-EDE1104ACBG Datasheet
816Kb / 82P
   1G bits DDR2 SDRAM
EDE1116BEBG ELPIDA-EDE1116BEBG Datasheet
801Kb / 77P
   1G bits DDR2 SDRAM
EDE1108AESE ELPIDA-EDE1108AESE Datasheet
785Kb / 78P
   1G bits DDR2 SDRAM
EDE1108AJBG-1J-F ELPIDA-EDE1108AJBG-1J-F Datasheet
566Kb / 74P
   1G bits DDR2 SDRAM
EDE1104ACSE ELPIDA-EDE1104ACSE Datasheet
819Kb / 82P
   1G bits DDR2 SDRAM
EDE1108AEBG ELPIDA-EDE1108AEBG Datasheet
631Kb / 78P
   1G bits DDR2 SDRAM
EDE1108AJBG-1 ELPIDA-EDE1108AJBG-1 Datasheet
571Kb / 74P
   1G bits DDR2 SDRAM
EDE1108AFBG ELPIDA-EDE1108AFBG Datasheet
770Kb / 78P
   1G bits DDR2 SDRAM
EDE1104AFSE ELPIDA-EDE1104AFSE Datasheet
658Kb / 78P
   1G bits DDR2 SDRAM
EDE1108AJBG ELPIDA-EDE1108AJBG Datasheet
571Kb / 75P
   1G bits DDR2 SDRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com