Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF HTML

DS3102 Datasheet(PDF) 5 Page - Maxim Integrated Products

Part No. DS3102
Description  Stratum 3 Timing Card IC with Synchronous Ethernet Support
Download  141 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  MAXIM [Maxim Integrated Products]
Homepage  http://www.maxim-ic.com
Logo 

DS3102 Datasheet(HTML) 5 Page - Maxim Integrated Products

 
Zoom Inzoom in Zoom Outzoom out
 5 / 141 page
background image
____________________________________________________________________________________________ DS3102
Rev: 102607
5 of 141
List of Tables
Table 1-1. Applicable Telecom Standards................................................................................................................... 6
Table 6-1. Input Clock Pin Descriptions .................................................................................................................... 13
Table 6-2. Output Clock Pin Descriptions.................................................................................................................. 14
Table 6-3. Global Pin Descriptions ............................................................................................................................ 15
Table 6-4. SPI Bus Mode Pin Descriptions ............................................................................................................... 15
Table 6-5. JTAG Interface Pin Descriptions .............................................................................................................. 16
Table 6-6. Power-Supply Pin Descriptions ................................................................................................................ 16
Table 7-1. GR-1244 Stratum 3 Stability Requirements Example .............................................................................. 18
Table 7-2. Input Clock Capabilities ............................................................................................................................ 19
Table 7-3. Locking Frequency Modes ....................................................................................................................... 20
Table 7-4. Default Input Clock Priorities .................................................................................................................... 23
Table 7-5. Damping Factors and Peak Jitter/Wander Gain....................................................................................... 32
Table 7-6. T0 DPLL Adaptation for the T4 DPLL Phase Measurement Mode .......................................................... 36
Table 7-7. Output Clock Capabilities ......................................................................................................................... 37
Table 7-8. Digital1 Frequencies................................................................................................................................. 39
Table 7-9. Digital2 Frequencies................................................................................................................................. 40
Table 7-10. APLL Frequency to Output Frequencies (T0 APLL and T4 APLL) ........................................................ 40
Table 7-11. T0 APLL Frequency Configuration ......................................................................................................... 40
Table 7-12. T0 APLL2 Frequency Configuration ....................................................................................................... 40
Table 7-13. T4 APLL Frequency Configuration ......................................................................................................... 41
Table 7-14. OC1 to OC7 Output Frequency Selection .............................................................................................. 41
Table 7-15. Standard Frequencies for Programmable Outputs ................................................................................ 42
Table 7-16. Equipment Redundancy Methodology ................................................................................................... 45
Table 7-17. External Frame-Sync Source ................................................................................................................. 48
Table 8-1. Register Map ............................................................................................................................................ 54
Table 9-1. JTAG Instruction Codes ......................................................................................................................... 126
Table 9-2. JTAG ID Code ........................................................................................................................................ 127
Table 10-1. Recommended DC Operating Conditions............................................................................................ 128
Table 10-2. DC Characteristics................................................................................................................................ 128
Table 10-3. CMOS/TTL Pins ................................................................................................................................... 129
Table 10-4. LVDS/LVPECL Input Pins .................................................................................................................... 129
Table 10-5. LVDS Output Pins ................................................................................................................................ 129
Table 10-6. LVPECL Level-Compatible Output Pins............................................................................................... 130
Table 10-7. Input Clock Timing................................................................................................................................ 132
Table 10-8. Input Clock to Output Clock Delay ....................................................................................................... 132
Table 10-9. Output Clock Phase Alignment, Frame-Sync Alignment Mode............................................................ 132
Table 10-10. SPI Interface Timing ........................................................................................................................... 133
Table 10-11. JTAG Interface Timing........................................................................................................................ 135
Table 10-12. Reset Pin Timing ................................................................................................................................ 136
Table 11-1. Pin Assignments Sorted by Signal Name............................................................................................. 137
Table 12-1. CSBGA Package Thermal Properties, Natural Convection ................................................................. 139


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68  69  70  71  72  73  74  75  76  77  78  79  80  81  82  83  84  85  86  87  88  89  90  91  92  93  94  95  96  97  98  99  100   ...More


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn