Electronic Components Datasheet Search |
|
SN74LV175ADGVRE4 Datasheet(PDF) 2 Page - Texas Instruments |
|
SN74LV175ADGVRE4 Datasheet(HTML) 2 Page - Texas Instruments |
2 / 17 page SN54LV175A, SN74LV175A QUADRUPLE DTYPE FLIPFLOPS WITH CLEAR SCLS400G − APRIL 1998 − REVISED APRIL 2005 2 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 description/ordering information (continued) Information at the data (D) inputs meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock (CLK) pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going edge of CLK. When CLK is at either the high or low level, the D input has no effect at the output. FUNCTION TABLE (each flip-flop) INPUTS OUTPUTS CLR CLK D Q Q L X X L H H ↑ HH L H ↑ LL H H L X Q0 Q0 logic diagram (positive logic) 1Q 9 1 C1 1D CLR CLK 1D R 1Q To Three Other Channels 4 2 3 Pin numbers shown are for the D, DB, DGV, J, NS, PW, and W packages. |
Similar Part No. - SN74LV175ADGVRE4 |
|
Similar Description - SN74LV175ADGVRE4 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |