Electronic Components Datasheet Search |
|
HYB18TC1G800BF-3.7 Datasheet(PDF) 7 Page - Qimonda AG |
|
HYB18TC1G800BF-3.7 Datasheet(HTML) 7 Page - Qimonda AG |
7 / 65 page Internet Data Sheet Rev. 1.21, 2007-07 7 02282007-F8UP-4HSU HYB18TC1G[80/16]0BF 1-Gbit Double-Data-Rate-Two SDRAM 2 Configuration This chapter contains the chip configuration and addressing. 2.1 Chip Configuration for PG-TFBGA-68 The chip configuration of a DDR2 SDRAM is listed by function in Table 6. The abbreviations used in the Ball# and Buffer Type columns are explained in Table 7 and Table 8 respectively. The ball numbering for the FBGA package is depicted in figures. TABLE 6 Chip Configuration of DDR2 SDRAM Ball# Name Ball Type Buffer Type Function Clock Signals ×8 Organizations J8 CK I SSTL Clock Signal CK, CK K8 CK I SSTL K2 CKE I SSTL Clock Enable Control Signals ×8 Organizations K7 RAS I SSTL Row Address Strobe (RAS), Column Address Strobe (CAS), Write Enable (WE) L7 CAS I SSTL K3 WE I SSTL L8 CS I SSTL Chip Select Address Signals ×8 Organizations L2 BA0 I SSTL Bank Address Bus 1:0 L3 BA1 I SSTL L1 BA2 I SSTL Bank Address Bus 2 Note: 1 Gbit components and higher NC — — Note: 256 Mbit and 512 Mbit components |
Similar Part No. - HYB18TC1G800BF-3.7 |
|
Similar Description - HYB18TC1G800BF-3.7 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |