Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

HYB18T512160AF-5 Datasheet(PDF) 3 Page - Qimonda AG

Part # HYB18T512160AF-5
Description  512-Mbit Double-Data-Rate-Two SDRAM
Download  58 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  QIMONDA [Qimonda AG]
Direct Link  http://www.qimonda.com
Logo QIMONDA - Qimonda AG

HYB18T512160AF-5 Datasheet(HTML) 3 Page - Qimonda AG

  HYB18T512160AF-5 Datasheet HTML 1Page - Qimonda AG HYB18T512160AF-5 Datasheet HTML 2Page - Qimonda AG HYB18T512160AF-5 Datasheet HTML 3Page - Qimonda AG HYB18T512160AF-5 Datasheet HTML 4Page - Qimonda AG HYB18T512160AF-5 Datasheet HTML 5Page - Qimonda AG HYB18T512160AF-5 Datasheet HTML 6Page - Qimonda AG HYB18T512160AF-5 Datasheet HTML 7Page - Qimonda AG HYB18T512160AF-5 Datasheet HTML 8Page - Qimonda AG HYB18T512160AF-5 Datasheet HTML 9Page - Qimonda AG Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 58 page
background image
Internet Data Sheet
Rev. 1.71, 2007-01
3
03062006-CPCN-4867
HYB18T512[40/80/16]0AF(L)–[3/3S/3.7/5]
512-Mbit DDR2 SDRAM
1Overview
This chapter gives an overview of the 512-Mbit DDR2 SDRAM product family and describes its main characteristics.
1.1
Features
The 512-Mbit DDR2 SDRAM offers the following key features:
• 1.8 V ± 0.1 V Power Supply 1.8 V ± 0.1 V (SSTL_18)
compatible I/O
• DRAM organisations with 4, 8 and 16 data in/outputs
• Double Data Rate architecture: two data transfers per
clock cycle, four internal banks for concurrent operation
• CAS Latency: 3, 4 and 5
• Burst Length: 4 and 8
• Differential clock inputs (CK and CK)
• Bi-directional, differential data strobes (DQS and DQS) are
transmitted / received with data. Edge aligned with read
data and center-aligned with write data.
• DLL aligns DQ and DQS transitions with clock
•DQS can be disabled for single-ended data strobe
operation
• Commands entered on each positive clock edge, data and
data mask are referenced to both edges of DQS
• Data masks (DM) for write data
• Posted CAS by programmable additive latency for better
command and data bus efficiency
• Off-Chip-Driver impedance adjustment (OCD) and On-
Die-Termination (ODT) for better signal quality.
• Auto-Precharge operation for read and write bursts
• Auto-Refresh, Self-Refresh and power saving Power-
Down modes
• Average Refresh Period 7.8
µs at a T
CASE lower than
85 °C, 3.9 µs between 85 °C and 95 °C
• High Temperature Self Refresh Mode is supported
• Full and reduced Strength Data-Output Drivers
• 1KByte page size for
× 4 & × 8, 2 KByte page size for × 16
• Lead-free Packages: P-TFBGA-60 for
× 4 & × 8
components, P-TFBGA-84 for
× 16 components
• RoHS Compliant Products1)
TABLE 1
Performance table for –3(S)
1) RoHS Compliant Product: Restriction of the use of certain hazardous substances (RoHS) in electrical and electronic equipment as defined
in the directive 2002/95/EC issued by the European Parliament and of the Council of 27 January 2003. These substances include mercury,
lead, cadmium, hexavalent chromium, polybrominated biphenyls and polybrominated biphenyl ethers.
Product Type Speed Code
–3
–3S
Unit
Speed Grade
DDR2–667C 4–4–4
DDR2–667D 5–5–5
Max. Clock Frequency
@CL5
f
CK5
333
333
MHz
@CL4
f
CK4
333
266
MHz
@CL3
f
CK3
200
200
MHz
Min. RAS-CAS-Delay
t
RCD
12
15
ns
Min. Row Precharge Time
t
RP
12
15
ns
Min. Row Active Time
t
RAS
45
45
ns
Min. Row Cycle Time
t
RC
57
60
ns


Similar Part No. - HYB18T512160AF-5

ManufacturerPart #DatasheetDescription
logo
Infineon Technologies A...
HYB18T512160AF-5 INFINEON-HYB18T512160AF-5 Datasheet
2Mb / 96P
   512-Mbit Double-Data-Rate-Two SDRAM
Rev. 1.13, Mai 2004
HYB18T512160AF-5 INFINEON-HYB18T512160AF-5 Datasheet
2Mb / 117P
   512-Mbit DDR2 SDRAM
Rev. 1.3, Jan. 2005
More results

Similar Description - HYB18T512160AF-5

ManufacturerPart #DatasheetDescription
logo
Infineon Technologies A...
HYB18T512400AC5 INFINEON-HYB18T512400AC5 Datasheet
2Mb / 96P
   512-Mbit Double-Data-Rate-Two SDRAM
Rev. 1.13, Mai 2004
logo
Qimonda AG
HYB18T512400BF QIMONDA-HYB18T512400BF Datasheet
2Mb / 57P
   512-Mbit Double-Data-Rate-Two SDRAM
HYB18TC512160BF QIMONDA-HYB18TC512160BF Datasheet
3Mb / 61P
   512-Mbit Double-Data-Rate-Two SDRAM
HYB18T512400B2C QIMONDA-HYB18T512400B2C Datasheet
3Mb / 69P
   512-Mbit Double-Data-Rate-Two SDRAM
HYB18T512400B QIMONDA-HYB18T512400B Datasheet
3Mb / 68P
   512-Mbit Double-Data-Rate-Two SDRAM
HYB25DC512800B QIMONDA-HYB25DC512800B Datasheet
1Mb / 35P
   512-Mbit Double-Data-Rate SDRAM
HYI25DC512160CE QIMONDA-HYI25DC512160CE Datasheet
1Mb / 30P
   512-Mbit Double-Data-Rate SDRAM
HYI25D512160C QIMONDA-HYI25D512160C Datasheet
1Mb / 35P
   512-Mbit Double-Data-Rate SDRAM
HYB25D512800BT QIMONDA-HYB25D512800BT Datasheet
2Mb / 38P
   512-Mbit Double-Data-Rate SDRAM
HYB25DC512800C QIMONDA-HYB25DC512800C Datasheet
1Mb / 35P
   512-Mbit Double-Data-Rate SDRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com