Electronic Components Datasheet Search |
|
AKD4706-A Datasheet(PDF) 3 Page - Asahi Kasei Microsystems |
|
AKD4706-A Datasheet(HTML) 3 Page - Asahi Kasei Microsystems |
3 / 34 page ASAHI KASEI <KM081401> 2005/12 - 3 - 2) On-board X’tal mode/ Feeding external MCLK via BNC When the CM0 (DIP-switch S1_1 on board) is “H”, the AK4112B generates MCLK, BICK and LRCK from on-board X’tal or external clock form J1. SDATA should be fed via PORT2. 2)-1. DIP-switch set-up No. CM0 DIF1 DIF0 1 “H” Don’t care Don’t care Table 3. DIP-switch set-up 2)-2. Jumper pins set up Mode JP3 (EXT) JP4 (MCLK) JP5 (BICK) JP6 (SDTI) JP7 (LRCK) On-board X’tal Open Short Short Open Short External clock via BNC connector J1 Short Short Short Short Short Table 4. Jumper pins set up 3) Feeding all clocks from external Under the following set-up, all external signals can be fed to the AK4706 through POTR1 (EXT). The AKM’s evaluation board for ADC can be used. 3)-1. DIP-switch set-up No. CM0 DIF1 DIF0 1 Don’t care Don’t care Don’t care Table 5. DIP-switch set-up 3)-2. Jumper pins set up JP3 (EXT) JP4 (MCLK) JP5 (BICK) JP6 (SDTI) JP7 (LRCK) Open Open Open Open Open Table 6. Jumper pins set up |
Similar Part No. - AKD4706-A |
|
Similar Description - AKD4706-A |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |