Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF HTML

ST72P63BE1M1 Datasheet(PDF) 40 Page - STMicroelectronics

Part No. ST72P63BE1M1
Description  Low speed USB 8-bit MCU family with up to 32K Flash/ROM, DFU capability, 8-bit ADC, WDG, timer, SCI & I²C
Download  145 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  STMICROELECTRONICS [STMicroelectronics]
Homepage  http://www.st.com
Logo 

ST72P63BE1M1 Datasheet(HTML) 40 Page - STMicroelectronics

Zoom Inzoom in Zoom Outzoom out
 40 / 145 page
background image
ST7263BDx ST7263BHx ST7263BKx ST7263BE
40/145
I/O ports (Cont’d)
10.3.5 Register description
Data registers (PxDR)
Port A Data Register (PADR): 0000h
Port B Data Register (PBDR): 0002h
Port C Data Register (PCDR): 0004h
Port D Data Register (PDDR): 0006h
Read/Write
Reset value Port A: 0000 0000 (00h)
Reset value Port B: 0000 0000 (00h)
Reset value Port C: 1111 x000 (FXh)
Reset value Port D: 0000 0000 (00h)
Note: For Port C, unused bits (7-3) are not acces-
sible.
Bit 7:0 = D[7:0] Data Register 8 bits.
The DR register has a specific behaviour accord-
ing to the selected input/output configuration. Writ-
ing the DR register is always taken into account
even if the pin is configured as an input. Reading
the DR register returns either the DR register latch
content (pin configured as output) or the digital val-
ue applied to the I/O pin (pin configured as input).
Note: When using open-drain I/Os in output con-
figuration, the value read in DR is the digital value
applied to the I/Opin.
Data Direction Register (PxDDR)
Port A Data Direction Register (PADDR): 0001h
Port B Data Direction Register (PBDDR): 0003h
Port C Data Direction Register (PCDDR): 0005h
Port D Data Direction Register (PDDDR): 0007h
Read/Write
Reset value Port A: 0000 0000 (00h)
Reset value Port B: 0000 0000 (00h)
Reset value Port C: 1111 x000 (FXh)
Reset value Port D: 0000 0000 (00h)
Note: For Port C, unused bits (7-3) are not acces-
sible
Bit 7:0 = DD[7:0] Data Direction Register 8 bits.
The DDR register gives the input/output direction
configuration of the pins. Each bit is set and
cleared by software.
0: Input mode
1: Output mode
Table 15. I/O ports register map
Related documentation
AN 970: SPI communication between ST7 and EEPROM
AN1045: S/W implementation of I2C bus master
AN1048: Software LCD driver
70
D7
D6
D5
D4
D3
D2
D1
D0
70
DD7
DD6
DD5
DD4
DD3
DD2
DD1
DD0
Address
(Hex.)
Register
label
7
6
543
2
1
0
00
PADR
MSB
LSB
01
PADDR
MSB
LSB
02
PBDR
MSB
LSB
03
PBDDR
MSB
LSB
04
PCDR
MSB
LSB
05
PCDDR
MSB
LSB
06
PDDR
MSB
LSB
07
PDDDR
MSB
LSB


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68  69  70  71  72  73  74  75  76  77  78  79  80  81  82  83  84  85  86  87  88  89  90  91  92  93  94  95  96  97  98  99  100   ...More


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn