Electronic Components Datasheet Search |
|
SN74LV10APWRE4 Datasheet(PDF) 1 Page - Texas Instruments |
|
SN74LV10APWRE4 Datasheet(HTML) 1 Page - Texas Instruments |
1 / 15 page SN54LV10A, SN74LV10A TRIPLE 3INPUT POSITIVENAND GATE SCES338E − SEPTEMBER 2000 − REVISED APRIL 2005 1 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 D 2-V to 5.5-V VCC Operation D Max tpd of 7 ns at 5 V D Typical VOLP (Output Ground Bounce) <0.8 V at VCC = 3.3 V, TA = 25°C D Typical VOHV (Output VOH Undershoot) >2.3 V at VCC = 3.3 V, TA = 25°C D Ioff Supports Partial-Power-Down Mode Operation D Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II D ESD Protection Exceeds JESD 22 − 2000-V Human-Body Model (A114-A) − 200-V Machine Model (A115-A) − 1000-V Charged-Device Model (C101) description/ordering information These triple 3-input positive-NAND gates are designed for 2-V to 5.5-V VCC operation. The ’LV10A devices perform the Boolean function Y = A • B • C or Y = A + B + C in positive logic. These devices are fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. ORDERING INFORMATION TA PACKAGE† ORDERABLE PART NUMBER TOP-SIDE MARKING SOIC − D Tube of 50 SN74LV10AD LV10A SOIC − D Reel of 2500 SN74LV10ADR LV10A SOP − NS Reel of 2000 SN74LV10ANSR 74LV10A −40 °C to 85°C SSOP − DB Reel of 2000 SN74LV10ADBR LV10A −40 °C to 85°C Tube of 90 SN74LV10APW TSSOP − PW Reel of 2000 SN74LV10APWR LV10A TSSOP − PW Reel of 250 SN74LV10APWT LV10A TVSOP − DGV Reel of 2000 SN74LV10ADGVR LV10A CDIP − J Tube of 25 SNJ54LV10AJ SNJ54LV10AJ −55 °C to 125°C CFP − W Tube of 150 SNJ54LV10AW SNJ54LV10AW −55 C to 125 C LCCC − FK Tube of 55 SNJ54LV10AFK SNJ54LV10AFK † Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package. Copyright 2005, Texas Instruments Incorporated SN54LV10A ...FK PACKAGE (TOP VIEW) SN54LV10A ...J OR W PACKAGE SN74LV10A ... D, DB, DGV, NS, OR PW PACKAGE (TOP VIEW) 1 2 3 4 5 6 7 14 13 12 11 10 9 8 1A 1B 2A 2B 2C 2Y GND VCC 1C 1Y 3C 3B 3A 3Y 32 1 20 19 910 11 12 13 4 5 6 7 8 18 17 16 15 14 1Y NC 3C NC 3B 2A NC 2B NC 2C NC − No internal connection Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. |
Similar Part No. - SN74LV10APWRE4 |
|
Similar Description - SN74LV10APWRE4 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |