Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

KK74HC193A Datasheet(PDF) 1 Page - KODENSHI KOREA CORP.

Part No. KK74HC193A
Description  Presettable 4-Bit Binary UP/DOWN Counter High-Performance Silicon-Gate CMOS
Download  8 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  KODENSHI [KODENSHI KOREA CORP.]
Direct Link  http://www.kodenshi.co.kr
Logo KODENSHI - KODENSHI KOREA CORP.

KK74HC193A Datasheet(HTML) 1 Page - KODENSHI KOREA CORP.

  KK74HC193A Datasheet HTML 1Page - KODENSHI KOREA CORP. KK74HC193A Datasheet HTML 2Page - KODENSHI KOREA CORP. KK74HC193A Datasheet HTML 3Page - KODENSHI KOREA CORP. KK74HC193A Datasheet HTML 4Page - KODENSHI KOREA CORP. KK74HC193A Datasheet HTML 5Page - KODENSHI KOREA CORP. KK74HC193A Datasheet HTML 6Page - KODENSHI KOREA CORP. KK74HC193A Datasheet HTML 7Page - KODENSHI KOREA CORP. KK74HC193A Datasheet HTML 8Page - KODENSHI KOREA CORP.  
Zoom Inzoom in Zoom Outzoom out
 1 / 8 page
background image
TECHNICAL DATA
KK74HC193A
Presettable 4-Bit Binary UP/DOWN Counter
High-Performance Silicon-Gate CMOS
ORDERING INFORMATION
KK74HC193AN Plastic
KK74HC193AD SOIC
TA = -55° to 125° C for all packages
The KK74HC193A is identical in pinout to the LS/ALS193. The
device inputs are compatible with standard CMOS outputs; with pullup
resistors, they are compatible with LS/ALSTTL outputs.
The counter has two separate clock inputs, a Count Up Clock and
Count Down Clock inputs. The direction of counting is determined by
which input is clocked. The outputs change state synchronous with the
LOW-to-HIGH transitions on the clock inputs. This counter may be
preset by entering the desired data on the P0, P1, P2, P3 input. When the
Parallel Load input is taken low the data is loaded independently of either
clock input. This feature allows the counters to be used as devide-by-n by
modifying the count lenght with the preset inputs. In addition the counter
can also be cleared. This is accomplished by inputting a high on the
Master Reset input. All 4 internal stages are set to low independently of
either clock input.Both a Terminal Count Down (TCD) and Terminal
Count Up (TCU) Outputs are provided to enable cascading of both up and
down counting functions. The TCD output produces a negative going
pulse when the counter underflows and TCU outputs a pulse when the
counter overflows. The counter can be cascaded by connecting the TCU
and TCD outputs of one device to the Count Up Clock and Count Down
Clock inputs, respectively, of the next device.
PIN ASSIGNMENT
• Outputs Directly Interface to CMOS, NMOS, and TTL
• Operating Voltage Range: 2.0 to 6.0 V
• Low Input Current: 1.0 µA
• High Noise Immunity Characteristic of CMOS Devices
LOGIC DIAGRAM
PIN 16 =VCC
PIN 8 = GND
1


Html Pages

1  2  3  4  5  6  7  8 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn