Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

KK74HC393A Datasheet(PDF) 4 Page - KODENSHI KOREA CORP.

Part No. KK74HC393A
Description  Dual 4-Stage Binary Ripple Counter High-Performance Silicon-Gate CMOS
Download  7 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  KODENSHI [KODENSHI KOREA CORP.]
Direct Link  http://www.kodenshi.co.kr
Logo KODENSHI - KODENSHI KOREA CORP.

KK74HC393A Datasheet(HTML) 4 Page - KODENSHI KOREA CORP.

  KK74HC393A Datasheet HTML 1Page - KODENSHI KOREA CORP. KK74HC393A Datasheet HTML 2Page - KODENSHI KOREA CORP. KK74HC393A Datasheet HTML 3Page - KODENSHI KOREA CORP. KK74HC393A Datasheet HTML 4Page - KODENSHI KOREA CORP. KK74HC393A Datasheet HTML 5Page - KODENSHI KOREA CORP. KK74HC393A Datasheet HTML 6Page - KODENSHI KOREA CORP. KK74HC393A Datasheet HTML 7Page - KODENSHI KOREA CORP.  
Zoom Inzoom in Zoom Outzoom out
 4 / 7 page
background image
KK74HC393A
AC ELECTRICAL CHARACTERISTICS (CL=50pF,Input tr=tf=6.0 ns)
VCC
Guaranteed Limit
Symbol
Parameter
V
25
°C to
-55
°C
≤85°C
≤125°C
Unit
fmax
Maximum Clock Frequency (50% Duty Cycle)
(Figures 1 and 3)
2.0
4.5
6.0
5.4
27
32
4.4
22
26
3.6
18
21
MH
z
tPLH, tPHL
Maximum Propagation Delay, Clock to Q1
(Figures 1 and 3)
2.0
4.5
6.0
120
24
20
150
30
26
180
36
31
ns
tPLH, tPHL
Maximum Propagation Delay, Clock to Q2
(Figures 1 and 3)
2.0
4.5
6.0
190
38
32
240
48
41
285
57
48
ns
tPLH, tPHL
Maximum Propagation Delay, Clock to Q3
(Figures 1 and 3)
2.0
4.5
6.0
240
48
41
300
60
51
360
72
61
ns
tPLH, tPHL
Maximum Propagation Delay, Clock to Q4
(Figures 1 and 3)
2.0
4.5
6.0
290
58
49
365
73
62
435
87
74
ns
tPHL
Maximum Propagation Delay, Reset to any Q
(Figures 2 and 3)
2.0
4.5
6.0
165
33
28
205
41
35
250
50
43
ns
tTLH, tTHL
Maximum Output Transition Time, Any Output
(Figures 1 and 3)
2.0
4.5
6.0
75
15
13
95
19
16
110
22
19
ns
CIN
Maximum Input Capacitance
-
10
10
10
pF
Power Dissipation Capacitance (Per Counter)
Typical @25
°C,V
CC=5.0 V
CPD
Used to determine the no-load dynamic power
consumption: PD=CPDVCC
2f+I
CCVCC
40
pF
TIMING REQUIREMENTS(CL=50pF,Input tr=tf=6.0 ns)
VCC
Guaranteed Limit
Symbol
Parameter
V
25
°C to-55°C
≤85°C
≤125°C
Unit
trec
Minimum Recovery Time, Reset
Inactive to Clock (Figure 2)
2.0
4.5
6.0
50
10
9
65
13
11
75
15
13
ns
tw
Minimum Pulse Width, Clock
(Figure 1)
2.0
4.5
6.0
80
16
14
100
20
17
120
24
20
ns
tw
Minimum Pulse Width, Set
(Figure 2)
2.0
4.5
6.0
125
25
21
155
31
26
190
38
32
ns
tr, tf
Maximum Input Rise and Fall Times
(Figure 1)
2.0
4.5
6.0
1000
500
400
1000
500
400
1000
500
400
ns
4


Html Pages

1  2  3  4  5  6  7 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn