Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

RV5C387A Datasheet(PDF) 47 Page - RICOH electronics devices division

Part No. RV5C387A
Description  I2C bus SERIAL INTERFACE REAL-TIME CLOCK IC WITH VOLTAGE MONITORING FUNCTION
Download  49 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RICOH [RICOH electronics devices division]
Direct Link  http://www.ricoh.com
Logo RICOH - RICOH electronics devices division

RV5C387A Datasheet(HTML) 47 Page - RICOH electronics devices division

Back Button RV5C387A_03 Datasheet HTML 41Page - RICOH electronics devices division RV5C387A_03 Datasheet HTML 42Page - RICOH electronics devices division RV5C387A_03 Datasheet HTML 43Page - RICOH electronics devices division RV5C387A_03 Datasheet HTML 44Page - RICOH electronics devices division RV5C387A_03 Datasheet HTML 45Page - RICOH electronics devices division RV5C387A_03 Datasheet HTML 46Page - RICOH electronics devices division RV5C387A_03 Datasheet HTML 47Page - RICOH electronics devices division RV5C387A_03 Datasheet HTML 48Page - RICOH electronics devices division RV5C387A_03 Datasheet HTML 49Page - RICOH electronics devices division  
Zoom Inzoom in Zoom Outzoom out
 47 / 49 page
background image
47
RV5C387A
8.3 Reading Time and Calendar Data
8.3-1 Ordinary Process of Reading Time and Calendar Data
Stop condition
Start condition
Read from clock and
calendar counters
*
1
*
2
8.3-2 Basic Process of Reading Time and Calendar Data Synchronized with Periodic Interrupt
CTFG=1?
Generate Interrupt in CPU
Write
×,1,×,1,×,0,1,1
to Control Register 2
Set Periodic Interrupt
Cycle Selection Bits
YES
NO
Read from Time Counter
and Calendar Counter
*
1
*
2
*
3
Other Interrupt
Processes
*1) When reading from clock and calendar counters, do not insert stop
condition until all times from second to year have been read to prevent
error in reading time. (Detailed in “1.2-6 Data transmission under special
condition”.
*2) Take care so that process from start condition to stop condition will be
complete within 0.5sec. (Detailed in “1.2-6 Data transmission under
special condition”.
*1) This step is intended to select the level mode as a waveform mode for the
periodic interrupt function.
*2) This step must be completed within 0.5 second.
*3) This step is intended to set the CTFG bit to 0 in the Control Register 2 to
cancel an interrupt to the CPU.


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn