Electronic Components Datasheet Search |
|
RV5C386A Datasheet(PDF) 38 Page - RICOH electronics devices division |
|
RV5C386A Datasheet(HTML) 38 Page - RICOH electronics devices division |
38 / 49 page RV5C386A 38 4. Alarm and Periodic Interrupt The RV5C386A incorporates the alarm circuit and the periodic interrupt circuit that are configured to generate alarm signals and periodic interrupt signals, respectively, for output from the INTRA or INTRB pin as described below. 1) Alarm Circuit The alarm interrupt circuit is configured to generate alarm signals for output from the INTRA or INTRB, which is driven low (enabled) upon the occurrence of a match between current time read by the time counters (the day-of- week, hour, and minute counters) and alarm time preset by the alarm registers (the Alarm_W registers intended for the day-of-week, hour, and minute digit settings and the Alarm_D registers intended for the hour and minute digit settings). The Alarm_W is output from the INTRB pin, and the Alarm_D is output from INTRA pin. 2) Periodic Interrupt Circuit The periodic interrupt circuit is configured to generate either clock pulses in the pulse mode or interrupt signals in the level mode for output from the INTRA pin depending on the CT2, CT1, and CT0 bit settings in the control register 1. The above two types of interrupt signals are monitored by the flag bits (i.e. the WAFG, DAFG, and CTFG bits in the control register 2) and enabled or disabled by the enable bits (i.e. the WALE, DALE, CT2, CT1, and CT0 bits in the control register 1) as listed in the table below. Alarm_D Periodic Interrupt INTRA In this event, which type of interrupt signal is output from the INTRA pin can be confirmed by reading the DAFG and CTFG bit settings in the control register 2. Flag Bits Enable Bits Output Pin Alarm signals WAFG bit WALE bit INTRB (under control of Alarm_W registers) (D1 at address Fh) (D7 at address Eh) Alarm signals DALE bit DALE bit INTRA (under control of Alarm_D registers) (D0 at address Fh) (D6 at address Eh) Periodic interrupt signals CTFG bit CT2, CT1, and CT0 bits (D2 to D0 at address Eh) INTRA (D2 of Internal Address Fh) (these bit settings of 0 disable the periodic interrupt circuit) · At power-on, when the WALE, DALE, CT2, CT1, and CT0 bits are set to 0 in the control register 1, the INTRA or INTRB pin is driven high (disabled). · When two or more types of interrupt signals are output simultaneously from the INTRA or INTRB pin, the output from the INTRA or INTRB pin becomes an OR waveform of their negative logic. Example: Combined Output of Interrupt Signals Under Control of Alarm_D and Periodic Interrupt. |
Similar Part No. - RV5C386A |
|
Similar Description - RV5C386A |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |