 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
PM7383 Datasheet(PDF) 2 Page - PMC-Sierra, Inc |
|
||||||||||||||||||||||||||||||
PM7383 Datasheet(HTML) 2 Page - PMC-Sierra, Inc |
|
|
2 / 231 page 
RELEASED PM7383 FREEDM-32A256 DATASHEET PMC-2010336 ISSUE 1 FRAME ENGINE AND DATA LINK MANAGER 32A256 PROPRIETARY AND CONFIDENTIAL i CONTENTS 1 FEATURES...............................................................................................1 2 APPLICATIONS........................................................................................4 3 REFERENCES .........................................................................................5 4 BLOCK DIAGRAM....................................................................................6 5 DESCRIPTION .........................................................................................7 6 PIN DIAGRAM ........................................................................................ 11 7 PIN DESCRIPTION ................................................................................12 8 FUNCTIONAL DESCRIPTION................................................................44 8.1 HIGH SPEED MULTI-VENDOR INTEGRATION PROTOCOL (H-MVIP) ......................................................................................44 8.2 HIGH-LEVEL DATA LINK CONTROL (HDLC) PROTOCOL.........44 8.3 RECEIVE CHANNEL ASSIGNER ................................................45 8.3.1 Line Interface Translator (LIT) .......................................47 8.3.2 Line Interface .................................................................48 8.3.3 Priority Encoder .............................................................48 8.3.4 Channel Assigner ..........................................................49 8.3.5 Loopback Controller.......................................................49 8.4 RECEIVE HDLC PROCESSOR / PARTIAL PACKET BUFFER ...49 8.4.1 HDLC Processor............................................................50 8.4.2 Partial Packet Buffer Processor .....................................50 8.5 RECEIVE ANY-PHY INTERFACE ................................................52 8.5.1 FIFO Storage and Control..............................................53 |
English ▼
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
