Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

CYS25G0101DX-ATC Datasheet(PDF) 5 Page - Cypress Semiconductor

Part # CYS25G0101DX-ATC
Description  SONET OC-48 Transceiver
Download  17 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CYS25G0101DX-ATC Datasheet(HTML) 5 Page - Cypress Semiconductor

  CYS25G0101DX-ATC Datasheet HTML 1Page - Cypress Semiconductor CYS25G0101DX-ATC Datasheet HTML 2Page - Cypress Semiconductor CYS25G0101DX-ATC Datasheet HTML 3Page - Cypress Semiconductor CYS25G0101DX-ATC Datasheet HTML 4Page - Cypress Semiconductor CYS25G0101DX-ATC Datasheet HTML 5Page - Cypress Semiconductor CYS25G0101DX-ATC Datasheet HTML 6Page - Cypress Semiconductor CYS25G0101DX-ATC Datasheet HTML 7Page - Cypress Semiconductor CYS25G0101DX-ATC Datasheet HTML 8Page - Cypress Semiconductor CYS25G0101DX-ATC Datasheet HTML 9Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 17 page
background image
CYS25G0101DX
Document Number: 38-02009 Rev. *K
Page 5 of 17
Pin Descriptions
CYS25G0101DX OC-48 SONET Transceiver
Pin Name
I/O Characteristics
Signal Description
Transmit Path Signals
TXD[15:0]
HSTL inputs,
sampled by TXCLKI
Parallel Transmit Data Inputs. A 16-bit word, sampled by TXCLKI↑. TXD[15] is the most
significant bit (the first bit transmitted).
TXCLKI
HSTL Clock input
Parallel Transmit Data Input Clock. The TXCLKI is used to transfer the data into the input
register of the serializer. The TXCLKI samples the data, TXD [15:0], on the rising edge of
the clock cycle.
TXCLKO
HSTL Clock output
Transmit Clock Output. Divide by 16 of the selected transmit bit rate clock. It is used to
coordinate byte wide transfers between upstream logic and the CYS25G0101DX.
VREF
Input Analog
Reference
Reference Voltage for HSTL Parallel Input Bus. VDDQ/2.
[3]
Receive Path Signals
RXD[15:0]
HSTL output,
synchronous
Parallel Receive Data Output. These outputs change following RXCLK↓. RXD[15] is the
most significant bit of the output word and is received first on the serial interface.
RXCLK
HSTL Clock output
Receive Clock Output. Divide by 16 of the bit rate clock extracted from the received serial
stream. RXD [15:0] is clocked out on the falling edge of the RXCLK.
CM_SER
Analog
Common Mode Termination. Capacitor shunt to VSS for common mode noise.
RXCN1
Analog
Receive Loop Filter Capacitor (Negative).
RXCN2
Analog
Receive Loop Filter Capacitor (Negative).
RXCP1
Analog
Receive Loop Filter Capacitor (Positive).
RXCP
2
Analog
Receive Loop Filter Capacitor (Positive).
Device Control and Status Signals
REFCLK±
Differential LVPECL
input
Reference Clock. This clock input is used as the timing reference for the transmit and
receive PLLs. A derivative of this input clock is used to clock the transmit parallel interface.
The reference clock is internally biased enabling for an AC coupled clock signal.
LFI
LVTTL output
Line Fault Indicator. When LOW, this signal indicates that the selected receive data
stream is detected as invalid by either a LOW input on SD or by the receive VCO operated
outside its specified limits.
RESET
LVTTL input
Reset for all logic functions except the transmit FIFO.
LOCKREF
LVTTL input
Receive PLL Lock to Reference. When LOW, the receive PLL locks to REFCLK instead
of the received serial data stream.
SD
LVTTL input
Signal Detect. When LOW, the receive PLL locks to REFCLK instead of the received serial
data stream. The SD needs to be connected to an external optical module to indicate a
loss of received optical power.
FIFO_ERR
LVTTL output
Transmit FIFO Error. When HIGH, the transmit FIFO has either under or overflowed.
When this occurs, the FIFO’s internal clearing mechanism clears the FIFO within nine clock
cycles. In addition, FIFO_RST is activated at device power up to ensure that the in and out
pointers of the FIFO are set to maximum separation.
FIFO_RST
LVTTL input
Transmit FIFO Reset. When LOW, the in and out pointers of the transmit FIFO are set to
maximum separation. FIFO_RST is activated at device power up to ensure that the in and
out pointers of the FIFO are set to maximum separation. When the FIFO is reset, the output
data is a 1010... pattern.
PWRDN
LVTTL input
Device Power Down. When LOW, the logic and drivers are all disabled and placed into a
standby condition where only minimal power is dissipated.
Note
3. VREF equals to (VCC – 1.33V) if interfacing to a parallel LVPECL interface.


Similar Part No. - CYS25G0101DX-ATC

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CYS25G0101DX-ATC CYPRESS-CYS25G0101DX-ATC Datasheet
214Kb / 15P
   SONET OC-48 Transceiver
More results

Similar Description - CYS25G0101DX-ATC

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CYS25G0101DX CYPRESS-CYS25G0101DX_10 Datasheet
564Kb / 18P
   SONET OC-48 Transceiver
CYS25G0101DX CYPRESS-CYS25G0101DX Datasheet
214Kb / 15P
   SONET OC-48 Transceiver
logo
Silicon Laboratories
SI5110 SILABS-SI5110 Datasheet
415Kb / 26P
   SiPHY??OC-48/STM-16 SONET/SDH TRANSCEIVER
SI5100 SILABS-SI5100 Datasheet
495Kb / 40P
   SiPHY??OC-48/STM-16 SONET/SDH TRANSCEIVER
logo
Applied Micro Circuits ...
CS3155 AMCC-CS3155 Datasheet
405Kb / 2P
   SONET/SDH/ATM OC-48 Transceiver With CDR
logo
Texas Instruments
SLK2511 TI-SLK2511 Datasheet
303Kb / 21P
[Old version datasheet]   OC-48/24/12/3 SONET/SDH MULTIRATE TRANSCEIVER
logo
Exar Corporation
XRT91L81 EXAR-XRT91L81 Datasheet
264Kb / 40P
   2.488/2.666GBPS OC-48/STM-16 SONET/SDH TRANSCEIVER
logo
Texas Instruments
SLK2701 TI-SLK2701 Datasheet
298Kb / 21P
[Old version datasheet]   OC-48/24/12/3 SONET/SDH MULTIRATE TRANSCEIVER
logo
Exar Corporation
XRT91L80 EXAR-XRT91L80 Datasheet
271Kb / 41P
   2.488/2.666GBPS OC-48/STM-16 SONET/SDH TRANSCEIVER
logo
Texas Instruments
SLK2511C TI1-SLK2511C_13 Datasheet
573Kb / 22P
[Old version datasheet]   OC-48/24/12/3 SONET/SDH MULTIRATE TRANSCEIVER
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com