Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF HTML

CY25403 Datasheet(PDF) 1 Page - Cypress Semiconductor

Part No. CY25403
Description  Three PLL Programmable Clock Generator with Spread Spectrum
Download  8 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  CYPRESS [Cypress Semiconductor]
Homepage  http://www.cypress.com
Logo 

CY25403 Datasheet(HTML) 1 Page - Cypress Semiconductor

   
Zoom Inzoom in Zoom Outzoom out
 1 / 8 page
background image
PRELIMINARY
Three PLL Programmable Clock Generator
with Spread Spectrum
CY25403
CY25423
Cypress Semiconductor Corporation
198 Champion Court
San Jose
, CA 95134-1709
408-943-2600
Document #: 001-12564 Rev. *A
Revised March 02, 2007
Features
• Three fully integrated phase-locked loops (PLLs)
• Input Frequency range:
— External crystal: 8 to 48 MHz
— External reference: 8 to 166 MHz clock
• Wide operating output frequency range
— 3 to 166 MHz
• Programmable Spread Spectrum modulation frequency
range of 30 to 120 kHz with Lexmark profile
• Center Spread: ±0.125% to ±2.5%
• Down Spread: –0.25% to –5%
• Frequency select feature with option to select four different
frequencies
• Low-jitter, high-accuracy outputs
• Up to three clock outputs
• Programmable output drive strength
• Glitch-free outputs while frequency switching
• Four independent output voltages: 3.3V, 3.0V, 2.5V, and
1.8V
• 8-pin SOIC package
• Commercial and Industrial temperature range
Benefits
• Multiple high-performance PLLs allow synthesis of
unrelated frequencies
• Nonvolatile programming for customized PLL frequencies,
spread spectrum characteristics, drive strength, crystal load
capacitance, and output frequencies
• Two Spread Spectrum capable PLLs with Lexmark profile
for maximum for EMI reduction
• Spread Spectrum PLLs can be disabled or enabled
separately
• PLLs can be programmed for system frequency margin
tests
• Meets critical timing requirements in complex system
designs
• Suitable for PC, consumer, and networking applications
• Ability to synthesize standard frequencies with ease
• Application compatibility in standard and low-power
systems
Block Diagram
OSC
MUX
and
Control
Logic
PLL1
PLL2
(SS)
PLL3
(SS)
Output
Dividers
and
Drive
Strength
Control
CLK3
CLK2
CLK1
FS1
FS0
SSON
XOUT
XIN
3 of 4
Crossbar
Switch
PD#/OE
[+] Feedback
[+] Feedback


Html Pages

1  2  3  4  5  6  7  8 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn