Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

CY7C1557V18-300BZI Datasheet(PDF) 7 Page - Cypress Semiconductor

Part # CY7C1557V18-300BZI
Description  72-Mbit DDR-II SRAM 2-Word Burst Architecture (2.0 Cycle Read Latency)
Download  27 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY7C1557V18-300BZI Datasheet(HTML) 7 Page - Cypress Semiconductor

Back Button CY7C1557V18-300BZI Datasheet HTML 3Page - Cypress Semiconductor CY7C1557V18-300BZI Datasheet HTML 4Page - Cypress Semiconductor CY7C1557V18-300BZI Datasheet HTML 5Page - Cypress Semiconductor CY7C1557V18-300BZI Datasheet HTML 6Page - Cypress Semiconductor CY7C1557V18-300BZI Datasheet HTML 7Page - Cypress Semiconductor CY7C1557V18-300BZI Datasheet HTML 8Page - Cypress Semiconductor CY7C1557V18-300BZI Datasheet HTML 9Page - Cypress Semiconductor CY7C1557V18-300BZI Datasheet HTML 10Page - Cypress Semiconductor CY7C1557V18-300BZI Datasheet HTML 11Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 27 page
background image
CY7C1546V18
CY7C1557V18
CY7C1548V18
CY7C1550V18
Document Number: 001-06550 Rev. *D
Page 7 of 27
ZQ
Input
Output Impedance Matching Input. This input is used to tune the device outputs to the system data
bus impedance. CQ, CQ, and Q[x:0] output impedance are set to 0.2 x RQ, where RQ is a resistor
connected between ZQ and ground. Alternatively, this pin is connected directly to VDDQ and enables
the minimum impedance mode. This pin is not connected directly to GND or left unconnected.
DOFF
Input
DLL Turn Off, Active LOW. Connecting this pin to ground turns off the DLL inside the device. The
timing in the DLL turned off operation is different from that listed in this datasheet. For normal
operation, this pin is connected to a pull up through a 10 Kohm or less pull up resistor. The device
behaves in DDR-I mode when the DLL is turned off. In this mode, the device is operated at a
frequency of up to 167 MHz with DDR-I timing.
TDO
Output
TDO for JTAG.
TCK
Input
TCK Pin for JTAG.
TDI
Input
TDI Pin for JTAG.
TMS
Input
TMS Pin for JTAG.
NC
N/A
Not Connected to the Die. Is tied to any voltage level.
NC/72M
N/A
Not Connected to the Die. Is tied to any voltage level.
NC/144M
N/A
Not Connected to the Die. Is tied to any voltage level.
NC/288M
N/A
Not Connected to the Die. Is tied to any voltage level.
VREF
Input
Reference
Reference Voltage Input. Static input is used to set the reference level for HSTL inputs, outputs,
and AC measurement points.
VDD
Power Supply Power Supply Inputs to the Core of the Device.
VSS
Ground
Ground for the Device.
VDDQ
Power Supply Power Supply Inputs for the Outputs of the Device.
Pin Definitions (continued)
Pin Name
IO
Pin Description


Similar Part No. - CY7C1557V18-300BZI

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1557KV18 CYPRESS-CY7C1557KV18 Datasheet
959Kb / 31P
   72-Mbit DDR II SRAM 2-Word Burst Architecture (2.0 Cycle Read Latency)
More results

Similar Description - CY7C1557V18-300BZI

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1546KV18 CYPRESS-CY7C1546KV18 Datasheet
959Kb / 31P
   72-Mbit DDR II SRAM 2-Word Burst Architecture (2.0 Cycle Read Latency)
CY7C1548KV18 CYPRESS-CY7C1548KV18_12 Datasheet
844Kb / 29P
   72-Mbit DDR II SRAM Two-Word Burst Architecture (2.0 Cycle Read Latency)
CY7C1566KV18 CYPRESS-CY7C1566KV18_11 Datasheet
921Kb / 31P
   72-Mbit DDR II SRAM 2-Word Burst Architecture (2.5 Cycle Read Latency)
CY7C1566V18 CYPRESS-CY7C1566V18 Datasheet
1Mb / 27P
   72-Mbit DDR-II SRAM 2-Word Burst Architecture (2.5 Cycle Read Latency)
CY7C1566V18 CYPRESS-CY7C1566V18_08 Datasheet
664Kb / 28P
   72-Mbit DDR-II SRAM 2-Word Burst Architecture (2.5 Cycle Read Latency)
CY7C1246V18 CYPRESS-CY7C1246V18 Datasheet
1Mb / 27P
   36-Mbit DDR-II SRAM 2-Word Burst Architecture (2.0 Cycle Read Latency)
CY7C1146V18 CYPRESS-CY7C1146V18 Datasheet
1Mb / 27P
   18-Mbit DDR-II SRAM 2-Word Burst Architecture (2.0 Cycle Read Latency)
logo
Renesas Technology Corp
RMQCHA3636DGBA RENESAS-RMQCHA3636DGBA_15 Datasheet
846Kb / 30P
   36-Mbit DDR??II SRAM 2-word Burst Architecture (2.0 Cycle Read latency)
logo
Cypress Semiconductor
CY7C11461KV18 CYPRESS-CY7C11461KV18 Datasheet
854Kb / 29P
   18-Mbit DDR II SRAM 2-Word Burst Architecture (2.0 Cycle Read Latency)
CY7C1246KV18 CYPRESS-CY7C1246KV18 Datasheet
913Kb / 28P
   36-Mbit DDR II SRAM 2-Word Burst Architecture (2.0 Cycle Read Latency)
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com