Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

CY7C1481V33-133BZC Datasheet(PDF) 9 Page - Cypress Semiconductor

Part # CY7C1481V33-133BZC
Description  72-Mbit (2M x 36/4M x 18/1M x 72) Flow-Through SRAM
Download  30 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY7C1481V33-133BZC Datasheet(HTML) 9 Page - Cypress Semiconductor

Back Button CY7C1481V33-133BZC Datasheet HTML 5Page - Cypress Semiconductor CY7C1481V33-133BZC Datasheet HTML 6Page - Cypress Semiconductor CY7C1481V33-133BZC Datasheet HTML 7Page - Cypress Semiconductor CY7C1481V33-133BZC Datasheet HTML 8Page - Cypress Semiconductor CY7C1481V33-133BZC Datasheet HTML 9Page - Cypress Semiconductor CY7C1481V33-133BZC Datasheet HTML 10Page - Cypress Semiconductor CY7C1481V33-133BZC Datasheet HTML 11Page - Cypress Semiconductor CY7C1481V33-133BZC Datasheet HTML 12Page - Cypress Semiconductor CY7C1481V33-133BZC Datasheet HTML 13Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 30 page
background image
CY7C1481V33
CY7C1483V33
CY7C1487V33
Document #: 38-05284 Rev. *H
Page 9 of 30
All IOs are tri-stated when a write is detected, even a byte
write. Because this is a common IO device, the asynchronous
OE input signal must be deasserted and the IOs must be
tri-stated before the presentation of data to DQs. As a safety
precaution, the data lines are tri-stated once a write cycle is
detected, regardless of the state of OE.
Burst Sequences
The CY7C1481V33/CY7C1483V33/CY7C1487V33 provides
an on-chip two-bit wraparound burst counter inside the SRAM.
The burst counter is fed by A[1:0], and can follow either a linear
or interleaved burst order. The burst order is determined by the
state of the MODE input. A LOW on MODE selects a linear
burst sequence. A HIGH on MODE selects an interleaved
burst order. Leaving MODE unconnected causes the device to
default to a interleaved burst sequence.
Sleep Mode
The ZZ input pin is asynchronous. Asserting ZZ places the
SRAM in a power conservation “sleep” mode. Two clock
cycles are required to enter into or exit from this “sleep” mode.
While in this mode, data integrity is guaranteed.
Accesses pending when entering the “sleep” mode are not
considered valid nor is the completion of the operation
guaranteed.
The device must be deselected before entering the “sleep”
mode. CE1, CE2, CE3, ADSP, and ADSC must remain inactive
for the duration of tZZREC after the ZZ input returns LOW.
Interleaved Burst Address Table
(MODE = Floating or VDD)
First
Address
A1: A0
Second
Address
A1: A0
Third
Address
A1: A0
Fourth
Address
A1: A0
00
01
10
11
01
00
11
10
10
11
00
01
11
10
01
00
Linear Burst Address Table
(MODE = GND)
First
Address
A1: A0
Second
Address
A1: A0
Third
Address
A1: A0
Fourth
Address
A1: A0
00
01
10
11
01
10
11
00
10
11
00
01
11
00
01
10
ZZ Mode Electrical Characteristics
Parameter
Description
Test Conditions
Min
Max
Unit
IDDZZ
Sleep mode standby current
ZZ > VDD – 0.2V
150
mA
tZZS
Device operation to ZZ
ZZ > VDD – 0.2V
2tCYC
ns
tZZREC
ZZ recovery time
ZZ < 0.2V
2tCYC
ns
tZZI
ZZ active to sleep current
This parameter is sampled
2tCYC
ns
tRZZI
ZZ Inactive to exit sleep current
This parameter is sampled
0
ns
[+] Feedback
[+] Feedback


Similar Part No. - CY7C1481V33-133BZC

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1481V33-133BZC CYPRESS-CY7C1481V33-133BZC Datasheet
638Kb / 30P
   2M x 36/4M x 18/1M x 72 Flow-through SRAM
More results

Similar Description - CY7C1481V33-133BZC

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1481V25 CYPRESS-CY7C1481V25 Datasheet
1Mb / 30P
   72-Mbit (2M x 36/4M x 18/1M x 72) Flow-Through SRAM
CY7C1481V33 CYPRESS-CY7C1481V33 Datasheet
638Kb / 30P
   2M x 36/4M x 18/1M x 72 Flow-through SRAM
CY7C1471V33 CYPRESS-CY7C1471V33_07 Datasheet
1Mb / 32P
   72-Mbit (2M x 36/4M x 18/1M x 72) Flow-Through SRAM with NoBL??Architecture
CY7C1471V25 CYPRESS-CY7C1471V25 Datasheet
373Kb / 30P
   72-Mbit (2M x 36/4M x 18/1M x 72) Flow-Through SRAM with NoBL Architecture
CY7C1471V25 CYPRESS-CY7C1471V25_07 Datasheet
1Mb / 32P
   72-Mbit (2M x 36/4M x 18/1M x 72) Flow-Through SRAM with NoBL??Architecture
CY7C1471BV33 CYPRESS-CY7C1471BV33 Datasheet
907Kb / 32P
   72-Mbit (2M x 36/4M x 18/1M x 72) Flow-Through SRAM with NoBL Architecture
CY7C1471BV25 CYPRESS-CY7C1471BV25 Datasheet
848Kb / 30P
   72-Mbit (2M x 36/4M x 18/1M x 72) Flow-Through SRAM with NoBL Architecture
CY7C1471V33 CYPRESS-CY7C1471V33 Datasheet
375Kb / 29P
   72-Mbit (2M x 36/4M x 18/1M x 72) Flow-Through SRAM with NoBL Architecture
CY7C1441AV33 CYPRESS-CY7C1441AV33 Datasheet
572Kb / 31P
   36-Mbit (1M x 36/2M x 18/512K x 72) Flow-Through SRAM
CY7C1441AV25 CYPRESS-CY7C1441AV25 Datasheet
529Kb / 31P
   36-Mbit (1M x 36/2M x 18/512K x 72) Flow-Through SRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com