Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

CY7C1429BV18-300BZXC Datasheet(PDF) 9 Page - Cypress Semiconductor

Part # CY7C1429BV18-300BZXC
Description  36-Mbit DDR-II SIO SRAM 2-Word Burst Architecture
Download  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY7C1429BV18-300BZXC Datasheet(HTML) 9 Page - Cypress Semiconductor

Back Button CY7C1429BV18-300BZXC Datasheet HTML 5Page - Cypress Semiconductor CY7C1429BV18-300BZXC Datasheet HTML 6Page - Cypress Semiconductor CY7C1429BV18-300BZXC Datasheet HTML 7Page - Cypress Semiconductor CY7C1429BV18-300BZXC Datasheet HTML 8Page - Cypress Semiconductor CY7C1429BV18-300BZXC Datasheet HTML 9Page - Cypress Semiconductor CY7C1429BV18-300BZXC Datasheet HTML 10Page - Cypress Semiconductor CY7C1429BV18-300BZXC Datasheet HTML 11Page - Cypress Semiconductor CY7C1429BV18-300BZXC Datasheet HTML 12Page - Cypress Semiconductor CY7C1429BV18-300BZXC Datasheet HTML 13Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 28 page
background image
PRELIMINARY
CY7C1422BV18
CY7C1429BV18
CY7C1423BV18
CY7C1424BV18
Document Number: 001-07035 Rev. *B
Page 9 of 28
Application Example[1]
Truth Table[2, 3, 4, 5, 6, 7]
Operation
K
LD
R/W
DQ
DQ
Write Cycle:
Load address; wait one cycle; input write data on
consecutive K and K rising edges.
L-H
L
L
D(A + 0) at K(t + 1)
↑ D(A + 1) at K(t + 1) ↑
Read Cycle:
Load address; wait one and a half cycle; read data
on consecutive C and C rising edges.
L-H
L
H
Q(A + 0) at C(t + 1)
↑ Q(A + 1) at C(t + 2) ↑
NOP: No Operation
L-H
H
X
High-Z
High-Z
Standby: Clock Stopped
Stopped
X
X
Previous State
Previous State
Notes:
1. The above application shows four DDR-II SIO being used.
2. X = “Don't Care,” H = Logic HIGH, L = Logic LOW,
represents rising edge.
3. Device will power-up deselected and the outputs in a tri-state condition.
4. “A” represents address location latched by the devices when transaction was initiated. A + 0, A + 1 represents the internal address sequence in the burst.
5. “t” represents the cycle at which a Read/Write operation is started. t+1, t + 2 and t +3 are the first, second and third clock cycles succeeding the “t” clock cycle.
6. Data inputs are registered at K and K rising edges. Data outputs are delivered on C and C rising edges, except when in single clock mode.
7. It is recommended that K = K and C = C = HIGH when clock is stopped. This is not essential, but permits most rapid restart by overcoming transmission line
charging symmetrically.
LD
#
R/W
#
B
W
#
Vt = VREF
CC#
CQ
CQ#
K#
ZQ
Q
D
K
CC# K
BUS
MASTER
(CPU
or
ASIC)
SRAM 1
SRAM 4
DATA IN
DATA OUT
Address
LD#
R/W#
BWS#
SRAM 1 Input CQ
SRAM 1 Input CQ#
SRAM 4 Input CQ
SRAM 4 Input CQ#
Source K
Source K#
Delayed K
Delayed K#
R = 50 Ohms
R = 250 Ohms
CQ
CQ#
K#
ZQ
Q
LD
#
R/W
#
B
W
S
#
LD
#
R/W
#
Vt
Vt
Vt
R
R
R
A
A
D
R = 250 Ohms
B
W
S
#
[+] Feedback
[+] Feedback


Similar Part No. - CY7C1429BV18-300BZXC

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1429BV18-300BZXC CYPRESS-CY7C1429BV18-300BZXC Datasheet
658Kb / 30P
   36-Mbit DDR-II SIO SRAM 2-Word Burst Architecture
More results

Similar Description - CY7C1429BV18-300BZXC

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1422JV18 CYPRESS-CY7C1422JV18 Datasheet
678Kb / 28P
   36-Mbit DDR-II SIO SRAM 2-Word Burst Architecture
CY7C1422AV18 CYPRESS-CY7C1422AV18 Datasheet
466Kb / 28P
   36-Mbit DDR-II SIO SRAM 2-Word Burst Architecture
CY7C1422BV18 CYPRESS-CY7C1422BV18_07 Datasheet
658Kb / 30P
   36-Mbit DDR-II SIO SRAM 2-Word Burst Architecture
CY7C1422KV18 CYPRESS-CY7C1422KV18 Datasheet
944Kb / 32P
   36-Mbit DDR II SIO SRAM 2-Word Burst Architecture
CY7C1522AV18 CYPRESS-CY7C1522AV18_07 Datasheet
686Kb / 30P
   72-Mbit DDR-II SIO SRAM 2-Word Burst Architecture
CY7C1522V18 CYPRESS-CY7C1522V18 Datasheet
446Kb / 28P
   72-Mbit DDR-II SIO SRAM 2-Word Burst Architecture
CY7C1392JV18 CYPRESS-CY7C1392JV18 Datasheet
1Mb / 26P
   18-Mbit DDR-II SIO SRAM 2-Word Burst Architecture
CY7C1392BV18 CYPRESS-CY7C1392BV18 Datasheet
483Kb / 27P
   18-Mbit DDR-II SIO SRAM 2-Word Burst Architecture
CY7C1522AV18 CYPRESS-CY7C1522AV18 Datasheet
1Mb / 28P
   72-Mbit DDR-II SIO SRAM 2-Word Burst Architecture
CY7C1392CV18 CYPRESS-CY7C1392CV18 Datasheet
695Kb / 30P
   18-Mbit DDR-II SIO SRAM 2-Word Burst Architecture
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com