3 / 27 page
CY7C1392BV18
CY7C1992BV18
CY7C1393BV18
CY7C1394BV18
Document Number: 38-05623 Rev. *C
Page 3 of 27
Logic Block Diagram (CY7C1393BV18)
512K x 18
CLK
A(18:0)
Gen.
K
K
Control
Logic
Address
Register
D[17:0]
Read Data Reg.
LD
Q[17:0]
Control
Logic
Reg.
Reg.
Reg.
18
18
36
Write
18
BWS0
VREF
Data Reg
Write
Data Reg
Memory
Array
512K x 18
Memory
Array
18
18
19
18
C
C
BWS1
R/W
LD
R/W
CQ
CQ
DOFF
Logic Block Diagram (CY7C1394BV18)
128K x 36
CLK
A(17:0)
Gen.
K
K
Control
Logic
Address
Register
D[35:0]
Read Data Reg.
LD
Q[35:0]
Control
Logic
Reg.
Reg.
Reg.
36
36
72
Write
36
BWS[3:0]
VREF
Data Reg
Write
Data Reg
Memory
Array
128K x 36
Memory
Array
36
36
18
36
C
C
R/W
LD
R/W
CQ
CQ
DOFF
[+] Feedback
[+] Feedback