Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

CY7C1386FV25-167BGXC Datasheet(PDF) 8 Page - Cypress Semiconductor

Part # CY7C1386FV25-167BGXC
Description  18-Mbit (512K x 36/1M x 18) Pipelined DCD Sync SRAM
Download  30 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY7C1386FV25-167BGXC Datasheet(HTML) 8 Page - Cypress Semiconductor

Back Button CY7C1386FV25-167BGXC Datasheet HTML 4Page - Cypress Semiconductor CY7C1386FV25-167BGXC Datasheet HTML 5Page - Cypress Semiconductor CY7C1386FV25-167BGXC Datasheet HTML 6Page - Cypress Semiconductor CY7C1386FV25-167BGXC Datasheet HTML 7Page - Cypress Semiconductor CY7C1386FV25-167BGXC Datasheet HTML 8Page - Cypress Semiconductor CY7C1386FV25-167BGXC Datasheet HTML 9Page - Cypress Semiconductor CY7C1386FV25-167BGXC Datasheet HTML 10Page - Cypress Semiconductor CY7C1386FV25-167BGXC Datasheet HTML 11Page - Cypress Semiconductor CY7C1386FV25-167BGXC Datasheet HTML 12Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 30 page
background image
CY7C1386DV25, CY7C1386FV25
CY7C1387DV25, CY7C1387FV25
Document Number: 38-05548 Rev. *E
Page 8 of 30
The write signals (GW, BWE, and BWX) and ADV inputs are
ignored during this first cycle.
ADSP triggered write accesses require two clock cycles to
complete. If GW is asserted LOW on the second clock rise, the
data presented to the DQx inputs is written into the
corresponding address location in the memory core. If GW is
HIGH, then the write operation is controlled by BWE and BWX
signals.
The
CY7C1386DV25/CY7C1387DV25/CY7C1386FV25/
CY7C1387FV25 provides byte write capability that is
described in the write cycle description table. Asserting the
byte write enable input (BWE) with the selected byte write
input will selectively write to only the desired bytes. Bytes not
selected during a byte write operation will remain unaltered. A
synchronous self timed write mechanism has been provided
to simplify the write operations.
The
CY7C1386DV25/CY7C1387DV25/CY7C1386FV25/
CY7C1387FV25 is a common IO device, the output enable
(OE) must be deasserted HIGH before presenting data to the
DQ inputs. Doing so will tri-state the output drivers. As a safety
precaution, DQ are automatically tri-stated whenever a write
cycle is detected, regardless of the state of OE.
Single Write Accesses Initiated by ADSC
ADSC write accesses are initiated when the following
conditions are satisfied: (1) ADSC is asserted LOW, (2) ADSP
is deasserted HIGH, (3) chip select is asserted active, and (4)
the appropriate combination of the write inputs (GW, BWE,
and BWX) are asserted active to conduct a write to the desired
byte(s). ADSC triggered write accesses require a single clock
cycle to complete. The address presented is loaded into the
address register and the address advancement logic while
being delivered to the memory core. The ADV input is ignored
during this cycle. If a global write is conducted, the data
presented to the DQX is written into the corresponding address
location in the memory core. If a byte write is conducted, only
the selected bytes are written. Bytes not selected during a byte
write operation will remain unaltered. A synchronous self
timed write mechanism has been provided to simplify the write
operations.
The
CY7C1386DV25/CY7C1387DV25/CY7C1386FV25/
CY7C1387FV25 is a common IO device, the output enable
(OE) must be deasserted HIGH before presenting data to the
DQX inputs. Doing so will tri-state the output drivers. As a
safety precaution, DQX are automatically tri-stated whenever
a write cycle is detected, regardless of the state of OE.
Burst Sequences
The
CY7C1386DV25/CY7C1387DV25/CY7C1386FV25/
CY7C1387FV25 provides a two-bit wraparound counter, fed
by A[1:0], that implements either an interleaved or linear burst
sequence. The interleaved burst sequence is designed
specifically to support Intel Pentium applications. The linear
burst sequence is designed to support processors that follow
a linear burst sequence. The burst sequence is user selectable
through the MODE input.
Asserting ADV LOW at clock rise will automatically increment
the burst counter to the next address in the burst sequence.
Both read and write burst operations are supported.
Sleep Mode
The ZZ input pin is an asynchronous input. Asserting ZZ
places the SRAM in a power conservation sleep mode. Two
clock cycles are required to enter into or exit from this sleep
mode. While in this mode, data integrity is guaranteed.
Accesses pending when entering the sleep mode are not
considered valid nor is the completion of the operation
guaranteed. The device must be deselected prior to entering
the sleep mode. CEs, ADSP, and ADSC must remain inactive
for the duration of tZZREC after the ZZ input returns LOW.
Interleaved Burst Address Table
(MODE = Floating or VDD)
First
Address
A1: A0
Second
Address
A1: A0
Third
Address
A1: A0
Fourth
Address
A1: A0
00
01
10
11
01
00
11
10
10
11
00
01
11
10
01
00
Linear Burst Address Table (MODE = GND)
First
Address
A1: A0
Second
Address
A1: A0
Third
Address
A1: A0
Fourth
Address
A1: A0
00
01
10
11
01
10
11
00
10
11
00
01
11
00
01
10


Similar Part No. - CY7C1386FV25-167BGXC

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1386F CYPRESS-CY7C1386F Datasheet
1Mb / 36P
   18-Mbit (512 K x 36/1 M x 18) Pipelined DCD Sync SRAM
CY7C1386F-167BGC CYPRESS-CY7C1386F-167BGC Datasheet
1Mb / 30P
   18-Mbit (512K x 36/1 Mbit x 18) Pipelined DCD Sync SRAM
CY7C1386F-167BGI CYPRESS-CY7C1386F-167BGI Datasheet
1Mb / 30P
   18-Mbit (512K x 36/1 Mbit x 18) Pipelined DCD Sync SRAM
CY7C1386F-167BGXC CYPRESS-CY7C1386F-167BGXC Datasheet
1Mb / 30P
   18-Mbit (512K x 36/1 Mbit x 18) Pipelined DCD Sync SRAM
CY7C1386F-167BGXI CYPRESS-CY7C1386F-167BGXI Datasheet
1Mb / 30P
   18-Mbit (512K x 36/1 Mbit x 18) Pipelined DCD Sync SRAM
More results

Similar Description - CY7C1386FV25-167BGXC

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1386C CYPRESS-CY7C1386C Datasheet
554Kb / 34P
   18-Mb (512K x 36/1M x 18) Pipelined DCD Sync SRAM
CY7C1386CV25 CYPRESS-CY7C1386CV25 Datasheet
547Kb / 36P
   18-Mb (512K x 36/1M x 18) Pipelined DCD Sync SRAM
CY7C1386D CYPRESS-CY7C1386D_07 Datasheet
1Mb / 30P
   18-Mbit (512K x 36/1 Mbit x 18) Pipelined DCD Sync SRAM
CY7C1387D CYPRESS-CY7C1387D Datasheet
481Kb / 29P
   18-Mbit (512K x 36/1 Mbit x 18) Pipelined DCD Sync SRAM
CY7C1386B CYPRESS-CY7C1386B Datasheet
789Kb / 32P
   512K x 36/1M x 18 Pipelined DCD SRAM
CY7C1444AV25 CYPRESS-CY7C1444AV25 Datasheet
440Kb / 26P
   36-Mbit (1M x 36/2M x 18) Pipelined DCD Sync SRAM
CY7C1444AV33 CYPRESS-CY7C1444AV33 Datasheet
479Kb / 26P
   36-Mbit (1M x 36/2Mx 18) Pipelined DCD Sync SRAM
CY7C1380D CYPRESS-CY7C1380D Datasheet
469Kb / 29P
   18-Mbit (512K x 36/1M x 18) Pipelined SRAM
CY7C1366C CYPRESS-CY7C1366C_06 Datasheet
549Kb / 29P
   9-Mbit (256K x 36/512K x 18) Pipelined DCD Sync SRAM
CY7C1366C CYPRESS-CY7C1366C Datasheet
458Kb / 27P
   9-Mbit (256K x 36/512K x 18) Pipelined DCD Sync SRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com