Electronic Components Datasheet Search |
|
IDT72401L25DB Datasheet(PDF) 8 Page - Integrated Device Technology |
|
IDT72401L25DB Datasheet(HTML) 8 Page - Integrated Device Technology |
8 / 9 page MILITARY AND COMMERCIAL TEMPERATURE RANGES IDT72401/72403 CMOS PARALLEL FIFO 64 x 4, 64 x 5 8 NOTES: 1. When the memory is empty, the last word will remain on the outputs until the MR is strobed or a new data word falls through to the output. However, OR will remain LOW, indicating data at the output is not valid. 2. When the output data changes as a result of a pulse on SO, the OR signal always goes LOW before there is any change in output data and stays LOW until the new data has appeared on the outputs. Anytime OR is HIGH, there is valid stable data on the outputs. 3. If SO is held HIGH while the memory is empty and a word is written into the input, that word will appear at the output after a fall-through time. OR will go HIGH for one internal cycle (at least tORL) and then go back LOW again. The stored word will remain on the outputs. If more words are written into the FIFO, they will line up behind the first word and will not appear on the outputs until SO has been brought LOW. 4. When the MR is brought LOW, the outputs are cleared to LOW, IR goes HIGH and OR goes LOW. If SI is HIGH when the MR goes HIGH, the data on the inputs will be written into the memory and IR will return to the LOW state until SI is brought LOW. If SI is LOW when the MR is ended, IR will go HIGH, but the data in the inputs will not enter the memory until SI goes HIGH. 5. FIFOs are expandable on depth and width. However, in forming wider words, two external gates are required to generate composite Input and OR flags. This is due to the variation of delays of the FIFOs. Figure 11. 192 x 12 Depth and Width Expansion 2747 drw 15 IR SI SO OR SI IR OR SO SI IR OR SO SI IR OR SO SHIFT OUT COMPOSITE OUTPUT READY MR SHIFT IN COMPOSITE INPUT READY IR SI SO OR IR SI SO OR IR SI SO OR IR SI SO OR IR SI SO OR MR Q0 Q1 Q2 Q3 D0 D1 D2 D3 MR Q0 Q1 Q2 Q3 D0 D1 D2 D3 MR Q0 Q1 Q2 Q3 D0 D1 D2 D3 MR Q0 Q1 Q2 Q3 D0 D1 D2 D3 MR Q0 Q1 Q2 Q3 D0 D1 D2 D3 MR Q0 Q1 Q2 Q3 D0 D1 D2 D3 MR Q0 Q1 Q2 Q3 D0 D1 D2 D3 MR Q0 Q1 Q2 Q3 D0 D1 D2 D3 MR Q0 Q1 Q2 Q3 D0 D1 D2 D3 |
Similar Part No. - IDT72401L25DB |
|
Similar Description - IDT72401L25DB |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |