Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

CY7C1367C-250AXI Datasheet(PDF) 8 Page - Cypress Semiconductor

Part # CY7C1367C-250AXI
Description  9-Mbit (256K x 36/512K x 18) Pipelined DCD Sync SRAM
Download  29 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY7C1367C-250AXI Datasheet(HTML) 8 Page - Cypress Semiconductor

Back Button CY7C1367C-250AXI Datasheet HTML 4Page - Cypress Semiconductor CY7C1367C-250AXI Datasheet HTML 5Page - Cypress Semiconductor CY7C1367C-250AXI Datasheet HTML 6Page - Cypress Semiconductor CY7C1367C-250AXI Datasheet HTML 7Page - Cypress Semiconductor CY7C1367C-250AXI Datasheet HTML 8Page - Cypress Semiconductor CY7C1367C-250AXI Datasheet HTML 9Page - Cypress Semiconductor CY7C1367C-250AXI Datasheet HTML 10Page - Cypress Semiconductor CY7C1367C-250AXI Datasheet HTML 11Page - Cypress Semiconductor CY7C1367C-250AXI Datasheet HTML 12Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 29 page
background image
CY7C1366C
CY7C1367C
Document #: 38-05542 Rev. *E
Page 8 of 29
during this cycle. If a global write is conducted, the data
presented to the DQX is written into the corresponding address
location in the memory core. If a byte write is conducted, only
the selected bytes are written. Bytes not selected during a byte
write operation will remain unaltered. A synchronous
self-timed write mechanism has been provided to simplify the
write operations.
Because the CY7C1366C/CY7C1367C is a common I/O
device, the Output Enable (OE) must be deasserted HIGH
before presenting data to the DQX inputs. Doing so will tri-state
the output drivers. As a safety precaution, DQX are automati-
cally tri-stated whenever a write cycle is detected, regardless
of the state of OE.
Burst Sequences
The CY7C1366C/CY7C1367C provides a two-bit wraparound
counter, fed by A[1:0], that implements either an interleaved or
linear burst sequence. The interleaved burst sequence is
designed specifically to support Intel Pentium applications.
The linear burst sequence is designed to support processors
that follow a linear burst sequence. The burst sequence is user
selectable through the MODE input. Both read and write burst
operations are supported.
Asserting ADV LOW at clock rise will automatically increment
the burst counter to the next address in the burst sequence.
Both read and write burst operations are supported.
Sleep Mode
The ZZ input pin is an asynchronous input. Asserting ZZ
places the SRAM in a power conservation “sleep” mode. Two
clock cycles are required to enter into or exit from this “sleep”
mode. While in this mode, data integrity is guaranteed.
Accesses pending when entering the “sleep” mode are not
considered valid nor is the completion of the operation
guaranteed. The device must be deselected prior to entering
the “sleep” mode. CEs, ADSP, and ADSC must remain
inactive for the duration of tZZREC after the ZZ input returns
LOW.
Interleaved Burst Address Table
(MODE = Floating or VDD)
First
Address
A1: A0
Second
Address
A1: A0
Third
Address
A1: A0
Fourth
Address
A1: A0
00
01
10
11
01
00
11
10
10
11
00
01
11
10
01
00
Linear Burst Address Table (MODE = GND)
First
Address
A1: A0
Second
Address
A1: A0
Third
Address
A1: A0
Fourth
Address
A1: A0
00
01
10
11
01
10
11
00
10
11
00
01
11
00
01
10
ZZ Mode Electrical Characteristics
Parameter
Description
Test Conditions
Min.
Max.
Unit
IDDZZ
Sleep mode standby current
ZZ > VDD – 0.2V
50
mA
tZZS
Device operation to ZZ
ZZ > VDD – 0.2V
2tCYC
ns
tZZREC
ZZ recovery time
ZZ < 0.2V
2tCYC
ns
tZZI
ZZ active to sleep current
This parameter is sampled
2tCYC
ns
tRZZI
ZZ Inactive to exit sleep current
This parameter is sampled
0
ns
[+] Feedback
[+] Feedback


Similar Part No. - CY7C1367C-250AXI

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1367C-200AXC CYPRESS-CY7C1367C-200AXC Datasheet
458Kb / 27P
   9-Mbit (256K x 36/512K x 18) Pipelined DCD Sync SRAM
CY7C1367C-200AXI CYPRESS-CY7C1367C-200AXI Datasheet
458Kb / 27P
   9-Mbit (256K x 36/512K x 18) Pipelined DCD Sync SRAM
CY7C1367C-200BGC CYPRESS-CY7C1367C-200BGC Datasheet
458Kb / 27P
   9-Mbit (256K x 36/512K x 18) Pipelined DCD Sync SRAM
CY7C1367C-200BGI CYPRESS-CY7C1367C-200BGI Datasheet
458Kb / 27P
   9-Mbit (256K x 36/512K x 18) Pipelined DCD Sync SRAM
CY7C1367C-200BZC CYPRESS-CY7C1367C-200BZC Datasheet
458Kb / 27P
   9-Mbit (256K x 36/512K x 18) Pipelined DCD Sync SRAM
More results

Similar Description - CY7C1367C-250AXI

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1366C CYPRESS-CY7C1366C Datasheet
458Kb / 27P
   9-Mbit (256K x 36/512K x 18) Pipelined DCD Sync SRAM
CY7C1366B CYPRESS-CY7C1366B Datasheet
550Kb / 32P
   9-Mb (256K x 36/512K x 18) Pipelined DCD Sync SRAM
CY7C1386D CYPRESS-CY7C1386D_07 Datasheet
1Mb / 30P
   18-Mbit (512K x 36/1 Mbit x 18) Pipelined DCD Sync SRAM
CY7C1387D CYPRESS-CY7C1387D Datasheet
481Kb / 29P
   18-Mbit (512K x 36/1 Mbit x 18) Pipelined DCD Sync SRAM
CY7C1386DV25 CYPRESS-CY7C1386DV25 Datasheet
1Mb / 30P
   18-Mbit (512K x 36/1M x 18) Pipelined DCD Sync SRAM
CY7C1360 CYPRESS-CY7C1360 Datasheet
895Kb / 34P
   9-Mbit (256K x 36/512K x 18) Pipelined SRAM
CY7C1360C CYPRESS-CY7C1360C Datasheet
423Kb / 31P
   9-Mbit (256K x 36/512K x 18) Pipelined SRAM
CY7C1360C CYPRESS-CY7C1360C_06 Datasheet
521Kb / 31P
   9-Mbit (256K x 36/512K x 18) Pipelined SRAM
CY7C1328G CYPRESS-CY7C1328G Datasheet
379Kb / 16P
   4-Mbit (256K x 18) Pipelined DCD Sync SRAM
CY7C1368C CYPRESS-CY7C1368C Datasheet
402Kb / 18P
   9-Mbit (256K x 32) Pipelined DCD Sync SRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com