Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

CY7C1347G-200BGXI Datasheet(PDF) 7 Page - Cypress Semiconductor

Part # CY7C1347G-200BGXI
Description  4-Mbit (128K x 36) Pipelined Sync SRAM
Download  21 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY7C1347G-200BGXI Datasheet(HTML) 7 Page - Cypress Semiconductor

Back Button CY7C1347G-200BGXI Datasheet HTML 3Page - Cypress Semiconductor CY7C1347G-200BGXI Datasheet HTML 4Page - Cypress Semiconductor CY7C1347G-200BGXI Datasheet HTML 5Page - Cypress Semiconductor CY7C1347G-200BGXI Datasheet HTML 6Page - Cypress Semiconductor CY7C1347G-200BGXI Datasheet HTML 7Page - Cypress Semiconductor CY7C1347G-200BGXI Datasheet HTML 8Page - Cypress Semiconductor CY7C1347G-200BGXI Datasheet HTML 9Page - Cypress Semiconductor CY7C1347G-200BGXI Datasheet HTML 10Page - Cypress Semiconductor CY7C1347G-200BGXI Datasheet HTML 11Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 21 page
background image
CY7C1347G
Document #: 38-05516 Rev. *E
Page 7 of 21
to the DQs and DQPs inputs. Doing so tri-states the output
drivers. As a safety precaution, DQs and DQPs are automati-
cally tri-stated whenever a write cycle is detected, regardless
of the state of OE.
Burst Sequences
The CY7C1347G provides a two-bit wraparound counter, fed
by A[1:0], that implements either an interleaved or linear burst
sequence. The interleaved burst sequence is designed specif-
ically to support Intel Pentium applications. The linear burst
sequence is designed to support processors that follow a
linear burst sequence. The burst sequence is user-selectable
through the MODE input.
Asserting ADV LOW at clock rise automatically increments the
burst counter to the next address in the burst sequence. Both
read and write burst operations are supported.
Sleep Mode
The ZZ input pin is an asynchronous input. Asserting ZZ
places the SRAM in a power conservation “sleep” mode. Two
clock cycles are required to enter into or exit from this “sleep”
mode. While in this mode, data integrity is guaranteed.
Accesses pending when entering the “sleep” mode are not
considered valid nor is the completion of the operation
guaranteed. The device must be deselected before entering
the “sleep” mode. CE1, CE2, CE3, ADSP, and ADSC must
remain inactive for the duration of tZZREC after the ZZ input
returns LOW.
Interleaved Burst Sequence
First
Address
Second
Address
Third
Address
Fourth
Address
A[1:0]
A[1:0]
A[1:0]
A[1:0]
00
01
10
11
01
00
11
10
10
11
00
01
11
10
01
00
Linear Burst Sequence
First
Address
Second
Address
Third
Address
Fourth
Address
A[1:0]
A[1:0]
A[1:0]
A[1:0]
00
01
10
11
01
10
11
00
10
11
00
01
11
00
01
10
ZZ Mode Electrical Characteristics
Parameter
Description
Test Conditions
Min
Max
Unit
IDDZZ
Snooze mode standby current
ZZ > VDD − 0.2V
40
mA
tZZS
Device operation to ZZ
ZZ > VDD − 0.2V
2tCYC
ns
tZZREC
ZZ recovery time
ZZ < 0.2V
2tCYC
ns
tZZI
ZZ Active to snooze current
This parameter is sampled
2tCYC
ns
tRZZI
ZZ Inactive to exit snooze current
This parameter is sampled
0
ns
[+] Feedback
[+] Feedback


Similar Part No. - CY7C1347G-200BGXI

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1347G-200AXC CYPRESS-CY7C1347G-200AXC Datasheet
808Kb / 24P
   4-Mbit (128 K x 36) Pipelined Sync SRAM Asynchronous output enable
CY7C1347G-200AXC CYPRESS-CY7C1347G-200AXC Datasheet
538Kb / 25P
   4-Mbit (128 K 횞 36) Pipelined Sync SRAM
CY7C1347G-200AXC CYPRESS-CY7C1347G-200AXC Datasheet
567Kb / 26P
   4-Mbit (128 K x 36) Pipelined Sync SRAM
More results

Similar Description - CY7C1347G-200BGXI

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1347F CYPRESS-CY7C1347F Datasheet
423Kb / 19P
   4-Mbit (128K x 36) Pipelined Sync SRAM
CY7C1348G CYPRESS-CY7C1348G Datasheet
348Kb / 16P
   4-Mbit (128K x 36) Pipelined DCD Sync SRAM
CY7C1339G CYPRESS-CY7C1339G_06 Datasheet
415Kb / 18P
   4-Mbit (128K x 32) Pipelined Sync SRAM
CY7C1339F CYPRESS-CY7C1339F Datasheet
418Kb / 17P
   4-Mbit (128K x 32) Pipelined Sync SRAM
CY7C1339G CYPRESS-CY7C1339G Datasheet
340Kb / 17P
   4 - MBIT ( 128K X 32 ) PIPELINED SYNC SRAM
CY7C1340G CYPRESS-CY7C1340G Datasheet
349Kb / 16P
   4-Mbit (128K x 32) Pipelined DCD Sync SRAM
CY7C1326H CYPRESS-CY7C1326H Datasheet
678Kb / 15P
   2-Mbit (128K x 18) Pipelined Sync SRAM
CY7C1347G CYPRESS-CY7C1347G_13 Datasheet
567Kb / 26P
   4-Mbit (128 K x 36) Pipelined Sync SRAM
CY7C1345G CYPRESS-CY7C1345G_07 Datasheet
767Kb / 20P
   4-Mbit (128K x 36) Flow Through Sync SRAM
CY7C1345G CYPRESS-CY7C1345G Datasheet
331Kb / 17P
   4-Mbit (128K x 36) Flow-Through Sync SRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com