 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
IDT82V3255TF Datasheet(PDF) 10 Page - Integrated Device Technology |
|
||||||||||||||||||||||||||||||
IDT82V3255TF Datasheet(HTML) 10 Page - Integrated Device Technology |
|
|
10 / 127 page  IDT82V3255 WAN PLL Description 10 June 19, 2006 DESCRIPTION The IDT82V3255 is an integrated, single-chip solution for the Syn- chronous Equipment Timing Source for Stratum 3, SMC, 4E and 4 clocks in SONET / SDH equipments, DWDM and Wireless base station, such as GSM, 3G, DSL concentrator, Router and Access Network appli- cations. The device supports three types of input clock sources: recovered clock from STM-N or OC-n, PDH network synchronization timing and external synchronization reference timing. Based on ITU-T G.783 and Telcordia GR-253-CORE, the device con- sists of T0 and T4 paths. The T0 path is a high quality and highly config- urable path to provide system clock for node timing synchronization within a SONET / SDH network. The T4 path is simpler and less config- urable for equipment synchronization. The T4 path locks independently from the T0 path or locks to the T0 path. An input clock is automatically or manually selected for T0 and T4 each for DPLL locking. Both the T0 and T4 paths support three primary operating modes: Free-Run, Locked and Holdover. In Free-Run mode, the DPLL refers to the master clock. In Locked mode, the DPLL locks to the selected input clock. In Holdover mode, the DPLL resorts to the fre- quency data acquired in Locked mode. Whatever the operating mode is, the DPLL gives a stable performance without being affected by operat- ing conditions or silicon process variations. If the DPLL outputs are processed by T0/T4 APLL, the outputs of the device will be in a better jitter/wander performance. The device provides programmable DPLL bandwidths: 0.1 Hz to 560 Hz in 11 steps and damping factors: 1.2 to 20 in 5 steps. Different set- tings cover all SONET / SDH clock synchronization requirements. A high stable input is required for the master clock in different appli- cations. The master clock is used as a reference clock for all the internal circuits in the device. It can be calibrated within ±741 ppm. All the read/write registers are accessed through a serial micropro- cessor interface. The device supports Serial microprocessor interface mode only. The device can be used typically in Line Card application. |
Similar Part No. - IDT82V3255TF |
|
Similar Description - IDT82V3255TF |
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.COM |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
