Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

CY7C1334H-133AXC Datasheet(PDF) 4 Page - Cypress Semiconductor

Part # CY7C1334H-133AXC
Description  2-Mbit (64K x 32) Pipelined SRAM with NoBL??Architecture
Download  13 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY7C1334H-133AXC Datasheet(HTML) 4 Page - Cypress Semiconductor

  CY7C1334H-133AXC Datasheet HTML 1Page - Cypress Semiconductor CY7C1334H-133AXC Datasheet HTML 2Page - Cypress Semiconductor CY7C1334H-133AXC Datasheet HTML 3Page - Cypress Semiconductor CY7C1334H-133AXC Datasheet HTML 4Page - Cypress Semiconductor CY7C1334H-133AXC Datasheet HTML 5Page - Cypress Semiconductor CY7C1334H-133AXC Datasheet HTML 6Page - Cypress Semiconductor CY7C1334H-133AXC Datasheet HTML 7Page - Cypress Semiconductor CY7C1334H-133AXC Datasheet HTML 8Page - Cypress Semiconductor CY7C1334H-133AXC Datasheet HTML 9Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 13 page
background image
CY7C1334H
Document #: 38-05678 Rev. *B
Page 4 of 13
Functional Overview
The CY7C1334H is a synchronous-pipelined Burst SRAM
designed
specifically
to
eliminate
wait
states
during
Write/Read transitions. All synchronous inputs pass through
input registers controlled by the rising edge of the clock. The
clock signal is qualified with the Clock Enable input signal
(CEN). If CEN is HIGH, the clock signal is not recognized and
all internal states are maintained. All synchronous operations
are qualified with CEN. All data outputs pass through output
registers controlled by the rising edge of the clock. Maximum
access delay from the clock rise (tCO) is 3.5 ns (166-MHz
device).
Accesses can be initiated by asserting all three Chip Enables
(CE1, CE2, CE3) active at the rising edge of the clock. If Clock
Enable (CEN) is active LOW and ADV/LD is asserted LOW,
the address presented to the device will be latched. The
access can either be a Read or Write operation, depending on
the status of the Write Enable (WE). BW[A:D] can be used to
conduct Byte Write operations.
Write operations are qualified by the Write Enable (WE). All
writes are simplified with on-chip synchronous self-timed write
circuitry.
Three synchronous Chip Enables (CE1, CE2, CE3) and an
asynchronous Output Enable (OE) simplify depth expansion.
All operations (Reads, Writes, and Deselects) are pipelined.
ADV/LD should be driven LOW once the device has been
deselected in order to load a new address for the next
operation.
Single Read Accesses
A read access is initiated when the following conditions are
satisfied at clock rise: (1) CEN is asserted LOW, (2) CE1, CE2,
and CE3 are ALL asserted active, (3) the Write Enable input
signal WE is deasserted HIGH, and (4) ADV/LD is asserted
LOW. The address presented to the address inputs is latched
into the Address Register and presented to the memory core
and control logic. The control logic determines that a read
access is in progress and allows the requested data to
propagate to the input of the output register. At the rising edge
of the next clock the requested data is allowed to propagate
through the output register and onto the data bus, provided OE
is active LOW. After the first clock of the read access the output
buffers are controlled by OE and the internal control logic. OE
must be driven LOW in order for the device to drive out the
requested data. During the second clock, a subsequent
operation (Read/Write/Deselect) can be initiated. Deselecting
the device is also pipelined. Therefore, when the SRAM is
deselected at clock rise by one of the chip enable signals, its
output will tri-state following the next clock rise.
Burst Read Accesses
The CY7C1334H has an on-chip burst counter that allows the
user the ability to supply a single address and conduct up to
four Reads without reasserting the address inputs. ADV/LD
must be driven LOW in order to load a new address into the
SRAM, as described in the Single Read Access section above.
The sequence of the burst counter is determined by the MODE
input signal. A LOW input on MODE selects a linear burst
mode, a HIGH selects an interleaved burst sequence. Both
burst counters use A0 and A1 in the burst sequence, and will
wrap around when incremented sufficiently. A HIGH input on
ADV/LD will increment the internal burst counter regardless of
the state of Chip Enables inputs or WE. WE is latched at the
beginning of a burst cycle. Therefore, the type of access (Read
or Write) is maintained throughout the burst sequence.
Single Write Accesses
Write accesses are initiated when the following conditions are
satisfied at clock rise: (1) CEN is asserted LOW, (2) CE1, CE2,
and CE3 are ALL asserted active, and (3) the write signal WE
is asserted LOW. The address presented to the address inputs
is loaded into the Address Register. The write signals are
latched into the Control Logic block.
On the subsequent clock rise the data lines are automatically
tri-stated regardless of the state of the OE input signal. This
allows the external logic to present the data on DQs and
DQP[A:D]. In addition, the address for the subsequent access
(Read/Write/Deselect) is latched into the Address Register
(provided the appropriate control signals are asserted).
On the next clock rise the data presented to DQs (or a subset
for Byte Write operations, see Write Cycle Description table for
details) inputs is latched into the device and the write is
complete.
The data written during the Write operation is controlled by
BW[A:D] signals. The CY7C1334H provides Byte Write
capability that is described in the Write Cycle Description table.
Asserting the Write Enable input (WE) with the selected Byte
Write Select (BW[A:D]) input will selectively write to only the
desired bytes. Bytes not selected during a Byte Write
operation will remain unaltered. A synchronous self-timed
write mechanism has been provided to simplify the Write
operations. Byte write capability has been included in order to
greatly simplify Read/Modify/Write sequences, which can be
reduced to simple Byte Write operations.
Because the CY7C1334H is a common I/O device, data
should not be driven into the device while the outputs are
active. The Output Enable (OE) can be deasserted HIGH
before presenting data to the DQs. Doing so will tri-state the
output drivers. As a safety precaution, DQs are automatically
tri-stated during the data portion of a Write cycle, regardless of
the state of OE.
Burst Write Accesses
The CY7C1334H has an on-chip burst counter that allows the
user the ability to supply a single address and conduct up to
four Write operations without reasserting the address inputs.
ADV/LD must be driven LOW in order to load the initial
address, as described in the Single Write Access section
above. When ADV/LD is driven HIGH on the subsequent clock
rise, the Chip Enables (CE1, CE2, and CE3) and WE inputs are
ignored and the burst counter is incremented. The correct
BW[A:D] inputs must be driven in each cycle of the burst write
in order to write the correct bytes of data.
Sleep Mode
The ZZ input pin is an asynchronous input. Asserting ZZ
places the SRAM in a power conservation “sleep” mode. Two
clock cycles are required to enter into or exit from this “sleep”
mode. While in this mode, data integrity is guaranteed.
Accesses pending when entering the “sleep” mode are not
considered valid nor is the completion of the operation
guaranteed. The device must be deselected prior to entering
the “sleep” mode. CE1, CE2, and CE3, must remain inactive
for the duration of tZZREC after the ZZ input returns LOW.
[+] Feedback
[+] Feedback


Similar Part No. - CY7C1334H-133AXC

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C133 CYPRESS-CY7C133 Datasheet
506Kb / 13P
   2K x 16 Dual-Port Static RAM
CY7C133-25 CYPRESS-CY7C133-25 Datasheet
506Kb / 13P
   2K x 16 Dual-Port Static RAM
CY7C133-25JC CYPRESS-CY7C133-25JC Datasheet
506Kb / 13P
   2K x 16 Dual-Port Static RAM
CY7C133-25JI CYPRESS-CY7C133-25JI Datasheet
506Kb / 13P
   2K x 16 Dual-Port Static RAM
CY7C133-35JC CYPRESS-CY7C133-35JC Datasheet
506Kb / 13P
   2K x 16 Dual-Port Static RAM
More results

Similar Description - CY7C1334H-133AXC

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1378C CYPRESS-CY7C1378C Datasheet
310Kb / 13P
   9-Mbit (256K x 32) Pipelined SRAM with NoBL??Architecture
CY7C1378B CYPRESS-CY7C1378B Datasheet
351Kb / 14P
   9-Mbit (256K x 32) Pipelined SRAM with NoBL Architecture
CY7C1329H CYPRESS-CY7C1329H Datasheet
711Kb / 16P
   2-Mbit (64K x 32) Pipelined Sync SRAM
CY7C1350G CYPRESS-CY7C1350G Datasheet
298Kb / 15P
   4-Mbit (128K x 36) Pipelined SRAM with NoBL Architecture
CY7C1350G CYPRESS-CY7C1350G_06 Datasheet
362Kb / 15P
   4-Mbit (128K x 36) Pipelined SRAM with NoBL??Architecture
CY7C1352G CYPRESS-CY7C1352G_06 Datasheet
330Kb / 12P
   4-Mbit (256K x 18) Pipelined SRAM with NoBL??Architecture
CY7C1352G CYPRESS-CY7C1352G Datasheet
223Kb / 13P
   4-Mbit (256Kx18) Pipelined SRAM with NoBL Architecture
CY7C1352F CYPRESS-CY7C1352F Datasheet
291Kb / 13P
   4-Mbit (256Kx18) Pipelined SRAM with NoBL??Architecture
CY7C1352G CYPRESS-CY7C1352G_13 Datasheet
555Kb / 21P
   4-Mbit (256 K x 18) Pipelined SRAM with NoBL??Architecture
CY7C1350G CYPRESS-CY7C1350G_13 Datasheet
639Kb / 22P
   4-Mbit (128 K x 36) Pipelined SRAM with NoBL??Architecture
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com