Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

CY7C1329H-133AXC Datasheet(PDF) 10 Page - Cypress Semiconductor

Part # CY7C1329H-133AXC
Description  2-Mbit (64K x 32) Pipelined Sync SRAM
Download  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY7C1329H-133AXC Datasheet(HTML) 10 Page - Cypress Semiconductor

Back Button CY7C1329H-133AXC Datasheet HTML 6Page - Cypress Semiconductor CY7C1329H-133AXC Datasheet HTML 7Page - Cypress Semiconductor CY7C1329H-133AXC Datasheet HTML 8Page - Cypress Semiconductor CY7C1329H-133AXC Datasheet HTML 9Page - Cypress Semiconductor CY7C1329H-133AXC Datasheet HTML 10Page - Cypress Semiconductor CY7C1329H-133AXC Datasheet HTML 11Page - Cypress Semiconductor CY7C1329H-133AXC Datasheet HTML 12Page - Cypress Semiconductor CY7C1329H-133AXC Datasheet HTML 13Page - Cypress Semiconductor CY7C1329H-133AXC Datasheet HTML 14Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 16 page
background image
CY7C1329H
Document #: 38-05673 Rev. *B
Page 10 of 16
Switching Characteristics Over the Operating Range [11, 12]
Parameter
Description
166 MHz
133 MHz
Unit
Min.
Max
Min.
Max
tPOWER
VDD(Typical) to the First Access
[13]
11
ms
Clock
tCYC
Clock Cycle Time
6.0
7.5
ns
tCH
Clock HIGH
2.5
3.0
ns
tCL
Clock LOW
2.5
3.0
ns
Output Times
tCO
Data Output Valid after CLK Rise
3.5
4.0
ns
tDOH
Data Output Hold after CLK Rise
1.5
1.5
ns
tCLZ
Clock to Low-Z[14, 15, 16]
00
ns
tCHZ
Clock to High-Z[[14, 15, 16]
3.5
4.0
ns
tOEV
OE LOW to Output Valid
3.5
4.5
ns
tOELZ
OE LOW to Output Low-Z[14, 15, 16]
00
ns
tOEHZ
OE HIGH to Output High-Z[14, 15, 16]
3.5
4.0
ns
Set-up Times
tAS
Address Set-up before CLK Rise
1.5
1.5
ns
tADS
ADSC, ADSP Set-up before CLK Rise
1.5
1.5
ns
tADVS
ADV Set-up before CLK Rise
1.5
1.5
ns
tWES
GW, BWE, BW[A:D] Set-up before CLK Rise
1.5
1.5
ns
tDS
Data Input Set-up before CLK Rise
1.5
1.5
ns
tCES
Chip Enable Set-Up before CLK Rise
1.5
1.5
ns
Hold Times
tAH
Address Hold after CLK Rise
0.5
0.5
ns
tADH
ADSP, ADSC Hold after CLK Rise
0.5
0.5
ns
tADVH
ADV Hold after CLK Rise
0.5
0.5
ns
tWEH
GW, BWE, BW[A:D] Hold after CLK Rise
0.5
0.5
ns
tDH
Data Input Hold after CLK Rise
0.5
0.5
ns
tCEH
Chip Enable Hold after CLK Rise
0.5
0.5
ns
Notes:
11. Timing reference level is 1.5V when VDDQ = 3.3V and is 1.25V when VDDQ = 2.5V.
12. Test conditions shown in (a) of AC Test Loads unless otherwise noted.
13. This part has a voltage regulator internally; tPOWER is the time that the power needs to be supplied above VDD(minimum) initially before a Read or Write operation
can be initiated.
14. tCHZ, tCLZ,tOELZ, and tOEHZ are specified with AC test conditions shown in part (b) of AC Test Loads. Transition is measured ± 200 mV from steady-state voltage.
15. At any given voltage and temperature, tOEHZ is less than tOELZ and tCHZ is less than tCLZ to eliminate bus contention between SRAMs when sharing the same
data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. Device is designed
to achieve High-Z prior to Low-Z under the same system conditions.
16. This parameter is sampled and not 100% tested.
[+] Feedback
[+] Feedback


Similar Part No. - CY7C1329H-133AXC

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1329H-133AXC CYPRESS-CY7C1329H-133AXC Datasheet
618Kb / 20P
   2-Mbit (64 K x 32) Pipelined Sync SRAM 2.5 V/3.3 V I/O operation
More results

Similar Description - CY7C1329H-133AXC

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1346F CYPRESS-CY7C1346F Datasheet
321Kb / 16P
   2-Mbit (64K x 36) Pipelined Sync SRAM
CY7C1346H CYPRESS-CY7C1346H Datasheet
713Kb / 16P
   2-Mbit (64K x 36) Pipelined Sync SRAM
logo
Integrated Circuit Syst...
IC61LV6432 ICST-IC61LV6432 Datasheet
210Kb / 21P
   64K x 32 Pipelined Sync. SRAM
logo
Cypress Semiconductor
CY7C1329G CYPRESS-CY7C1329G Datasheet
322Kb / 16P
   2-Mb (64K x 32) Pipelined Sync SRAM
CY7C1212H CYPRESS-CY7C1212H Datasheet
353Kb / 15P
   1-Mbit (64K x 18) Pipelined Sync SRAM
CY7C1212F CYPRESS-CY7C1212F Datasheet
318Kb / 15P
   1-Mbit (64K x 18) Pipelined Sync SRAM
CY7C1336F CYPRESS-CY7C1336F Datasheet
327Kb / 15P
   2-Mbit (64K x 32) Flow-Through Sync SRAM
CY7C1336H CYPRESS-CY7C1336H Datasheet
675Kb / 15P
   2-Mbit (64K x 32) Flow-Through Sync SRAM
CY7C1298H CYPRESS-CY7C1298H Datasheet
383Kb / 16P
   1-Mbit (64K x 18) Pipelined DCD Sync SRAM
CY7C1339G CYPRESS-CY7C1339G_06 Datasheet
415Kb / 18P
   4-Mbit (128K x 32) Pipelined Sync SRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com