Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

CY7C1276V18-300BZC Datasheet(PDF) 6 Page - Cypress Semiconductor

Part # CY7C1276V18-300BZC
Description  36-Mbit QDR??II SRAM 4-Word Burst Architecture (2.5 Cycle Read Latency)
Download  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY7C1276V18-300BZC Datasheet(HTML) 6 Page - Cypress Semiconductor

Back Button CY7C1276V18-300BZC Datasheet HTML 2Page - Cypress Semiconductor CY7C1276V18-300BZC Datasheet HTML 3Page - Cypress Semiconductor CY7C1276V18-300BZC Datasheet HTML 4Page - Cypress Semiconductor CY7C1276V18-300BZC Datasheet HTML 5Page - Cypress Semiconductor CY7C1276V18-300BZC Datasheet HTML 6Page - Cypress Semiconductor CY7C1276V18-300BZC Datasheet HTML 7Page - Cypress Semiconductor CY7C1276V18-300BZC Datasheet HTML 8Page - Cypress Semiconductor CY7C1276V18-300BZC Datasheet HTML 9Page - Cypress Semiconductor CY7C1276V18-300BZC Datasheet HTML 10Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 28 page
background image
CY7C1261V18
CY7C1276V18
CY7C1263V18
CY7C1265V18
Document Number: 001-06366 Rev. *C
Page 6 of 28
Pin Definitions
Pin Name
IO
Pin Description
D[x:0]
Input-
Synchronous
Data input signals. Sampled on the rising edge of K and K clocks during valid write operations.
CY7C1261V18 – D[7:0]
CY7C1276V18 – D[8:0]
CY7C1263V18 – D[17:0]
CY7C1265V18 – D[35:0]
WPS
Input-
Synchronous
Write Port Select, Active LOW. Sampled on the rising edge of the K clock. When asserted
active, a write operation is initiated. Deasserting deselects the write port. Deselecting the write
port causes D[x:0] to be ignored.
NWS0, NWS1,
Input-
Synchronous
Nibble Write Select 0, 1, Active LOW (CY7C1261V18 Only). Sampled on the rising edge of
the K and K clocks when write operations are active. Used to select which nibble is written into
the device during the current portion of the write operations. NWS0 controls D[3:0] and NWS1
controls D[7:4].
All the Nibble Write Selects are sampled on the same edge as the data. The corresponding
nibble of data is ignored by deselecting a nibble write select and is not written into the device.
BWS0, BWS1,
BWS2, BWS3
Input-
Synchronous
Byte Write Select 0, 1, 2, and 3, Active LOW. Sampled on the rising edge of the K and K clocks
during write operations. Used to select which byte is written into the device during the current
portion of the Write operations. Bytes not written remain unaltered.
CY7C1276V18 – BWS0 controls D[8:0]
CY7C1263V18 – BWS0 controls D[8:0] and BWS1 controls D[17:9].
CY7C1265V18 – BWS0 controls D[8:0], BWS1 controls D[17:9], BWS2 controls D[26:18], and BWS3
controls D[35:27].
All the Byte Write Selects are sampled on the same edge as the data. Deselecting a Byte Write
Select causes the corresponding byte of data to be ignored and not written into the device.
A
Input-
Synchronous
Address Inputs. Sampled on the rising edge of the K clock during active read and write opera-
tions. These address inputs are multiplexed for both read and write operations. Internally, the
device is organized as 4M x 8 (4 arrays each of 1M x 8) for CY7C1261V18, 4M x 9 (4 arrays
each of 1M x 9) for CY7C1276V18, 2M x 18 (4 arrays each of 512K x 18) for CY7C1263V18
and 1M x 36 (4 arrays each of 256K x 36) for CY7C1265V18. Therefore, only 20 address inputs
are needed to access the entire memory array of CY7C1261V18 and CY7C1276V18, 19 address
inputs for CY7C1263V18 and 18 address inputs for CY7C1265V18. These inputs are ignored
when the appropriate port is deselected.
Q[x:0]
Outputs-
Synchronous
Data Output Signals. These pins drive out the requested data during a read operation. Valid
data is driven out on the rising edge of both the K and K clocks during read operations. When
the read port is deselected, Q[x:0] are automatically tri-stated.
CY7C1261V18 – Q[7:0]
CY7C1276V18 – Q[8:0]
CY7C1263V18 – Q[17:0]
CY7C1265V18 – Q[35:0]
RPS
Input-
Synchronous
Read Port Select, Active LOW. Sampled on the rising edge of Positive Input Clock (K). When
active, a read operation is initiated. Deasserting causes the read port to be deselected. When
deselected, the pending access is allowed to complete and the output drivers are automatically
tri-stated following the next rising edge of the K clock. Each read access consists of a burst of
four sequential transfers.
QVLD
Valid Output
Indicator
Valid Output Indicator. The Q Valid indicates valid output data. QVLD is edge aligned with CQ
and CQ.
K
Input-
Clock
Positive Input Clock Input. The rising edge of K is used to capture synchronous inputs to the
device and to drive out data through Q[x:0] when in single clock mode. All accesses are initiated
on the rising edge of K.
K
Input-
Clock
Negative Input Clock Input. K is used to capture synchronous inputs being presented to the
device and to drive out data through Q[x:0] when in single clock mode.
[+] Feedback
[+] Feedback


Similar Part No. - CY7C1276V18-300BZC

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C12761KV18 CYPRESS-CY7C12761KV18 Datasheet
897Kb / 30P
   36-Mbit QDR짰 II SRAM 4-Word Burst Architecture (2.0 Cycle Read Latency)
CY7C1276KV18 CYPRESS-CY7C1276KV18 Datasheet
943Kb / 28P
   36-Mbit QDR짰 II SRAM 4-Word Burst Architecture (2.0 Cycle Read Latency)
More results

Similar Description - CY7C1276V18-300BZC

ManufacturerPart #DatasheetDescription
logo
Renesas Technology Corp
RMQSAA3636DGBA RENESAS-RMQSAA3636DGBA_15 Datasheet
832Kb / 30P
   36-Mbit QDR??II SRAM 4-word Burst Architecture (2.5 Cycle Read latency)
RMQSAA3636DGBA RENESAS-RMQSAA3636DGBA Datasheet
363Kb / 30P
   36-Mbit QDR™ II SRAM 4-word Burst Architecture (2.5 Cycle Read latency)
May 25, 2015
logo
Cypress Semiconductor
CY7C1561V18 CYPRESS-CY7C1561V18_08 Datasheet
676Kb / 28P
   72-Mbit QDR??II SRAM 4-Word Burst Architecture (2.5 Cycle Read Latency)
CY7C1561V18 CYPRESS-CY7C1561V18 Datasheet
1Mb / 28P
   72-Mbit QDR??II SRAM 4-Word Burst Architecture (2.5 Cycle Read Latency)
CY7C1561KV18 CYPRESS-CY7C1561KV18_11 Datasheet
856Kb / 29P
   72-Mbit QDR II SRAM 4-Word Burst Architecture (2.5 Cycle Read Latency)
logo
Renesas Technology Corp
RMQSGA3636DGBA RENESAS-RMQSGA3636DGBA_15 Datasheet
853Kb / 30P
   36-Mbit QDR??II SRAM 4-word Burst Architecture (2.0 Cycle Read latency)
logo
Cypress Semiconductor
CY7C1241V18 CYPRESS-CY7C1241V18 Datasheet
1Mb / 28P
   36-Mbit QDR??II SRAM 4-Word Burst Architecture (2.0 Cycle Read Latency)
CY7C1161V18 CYPRESS-CY7C1161V18 Datasheet
1Mb / 29P
   18-Mbit QDR??II SRAM 4-Word Burst Architecture (2.5 Cycle Read Latency)
logo
Renesas Technology Corp
RMQSDA3636DGBA RENESAS-RMQSDA3636DGBA_15 Datasheet
898Kb / 31P
   36-Mbit QDR??II SRAM 4-word Burst Architecture (2.5 Cycle Read latency) with ODT
RMQSGA3636DGBA RENESAS-RMQSGA3636DGBA Datasheet
359Kb / 30P
   36-Mbit QDR™ II SRAM 4-word Burst Architecture (2.0 Cycle Read latency)
May 25, 2015
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com