Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

CY7C1141V18-300BZXI Datasheet(PDF) 2 Page - Cypress Semiconductor

Part # CY7C1141V18-300BZXI
Description  18-Mbit QDR??II SRAM 4-Word Burst Architecture (2.0 Cycle Read Latency)
Download  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY7C1141V18-300BZXI Datasheet(HTML) 2 Page - Cypress Semiconductor

  CY7C1141V18-300BZXI Datasheet HTML 1Page - Cypress Semiconductor CY7C1141V18-300BZXI Datasheet HTML 2Page - Cypress Semiconductor CY7C1141V18-300BZXI Datasheet HTML 3Page - Cypress Semiconductor CY7C1141V18-300BZXI Datasheet HTML 4Page - Cypress Semiconductor CY7C1141V18-300BZXI Datasheet HTML 5Page - Cypress Semiconductor CY7C1141V18-300BZXI Datasheet HTML 6Page - Cypress Semiconductor CY7C1141V18-300BZXI Datasheet HTML 7Page - Cypress Semiconductor CY7C1141V18-300BZXI Datasheet HTML 8Page - Cypress Semiconductor CY7C1141V18-300BZXI Datasheet HTML 9Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 28 page
background image
CY7C1141V18
CY7C1156V18
CY7C1143V18
CY7C1145V18
Document Number: 001-06583 Rev. *C
Page 2 of 28
Logic Block Diagram (CY7C1141V18)
Logic Block Diagram (CY7C1156V18)
CLK
A(18:0)
Gen.
K
K
Control
Logic
Address
Register
D[7:0]
Read Data Reg.
RPS
WPS
Q[7:0]
Control
Logic
Address
Register
Reg.
Reg.
Reg.
16
19
8
32
8
NWS[1:0]
VREF
Write
Reg
16
A(18:0)
19
Write
Reg
Write
Reg
Write
Reg
8
CQ
CQ
DOFF
QVLD
CLK
A(18:0)
Gen.
K
K
Control
Logic
Address
Register
D[8:0]
Read Data Reg.
RPS
WPS
Q[8:0]
Control
Logic
Address
Register
Reg.
Reg.
Reg.
18
19
9
36
9
BWS[0]
VREF
Write
Reg
18
A(18:0)
19
Write
Reg
Write
Reg
Write
Reg
9
CQ
CQ
DOFF
QVLD
[+] Feedback
[+] Feedback


Similar Part No. - CY7C1141V18-300BZXI

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1143KV18 CYPRESS-CY7C1143KV18 Datasheet
619Kb / 29P
   18-Mbit QDR짰 II SRAM Four-Word Burst Architecture (2.0 Cycle Read Latency)
CY7C1143KV18-400BZC CYPRESS-CY7C1143KV18-400BZC Datasheet
619Kb / 29P
   18-Mbit QDR짰 II SRAM Four-Word Burst Architecture (2.0 Cycle Read Latency)
CY7C1143KV18-400BZI CYPRESS-CY7C1143KV18-400BZI Datasheet
619Kb / 29P
   18-Mbit QDR짰 II SRAM Four-Word Burst Architecture (2.0 Cycle Read Latency)
CY7C1143KV18-450BZC CYPRESS-CY7C1143KV18-450BZC Datasheet
619Kb / 29P
   18-Mbit QDR짰 II SRAM Four-Word Burst Architecture (2.0 Cycle Read Latency)
CY7C1145KV18-400BZXC CYPRESS-CY7C1145KV18-400BZXC Datasheet
619Kb / 29P
   18-Mbit QDR짰 II SRAM Four-Word Burst Architecture (2.0 Cycle Read Latency)
More results

Similar Description - CY7C1141V18-300BZXI

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1541V18 CYPRESS-CY7C1541V18 Datasheet
1Mb / 28P
   72-Mbit QDR??II SRAM 4-Word Burst Architecture (2.0 Cycle Read Latency)
logo
Renesas Technology Corp
RMQSGA3636DGBA RENESAS-RMQSGA3636DGBA_15 Datasheet
853Kb / 30P
   36-Mbit QDR??II SRAM 4-word Burst Architecture (2.0 Cycle Read latency)
logo
Cypress Semiconductor
CY7C1241V18 CYPRESS-CY7C1241V18 Datasheet
1Mb / 28P
   36-Mbit QDR??II SRAM 4-Word Burst Architecture (2.0 Cycle Read Latency)
CY7C1541V18 CYPRESS-CY7C1541V18_08 Datasheet
665Kb / 28P
   72-Mbit QDR??II SRAM 4-Word Burst Architecture (2.0 Cycle Read Latency)
CY7C1161V18 CYPRESS-CY7C1161V18 Datasheet
1Mb / 29P
   18-Mbit QDR??II SRAM 4-Word Burst Architecture (2.5 Cycle Read Latency)
logo
Renesas Technology Corp
RMQSGA3636DGBA RENESAS-RMQSGA3636DGBA Datasheet
359Kb / 30P
   36-Mbit QDR™ II SRAM 4-word Burst Architecture (2.0 Cycle Read latency)
May 25, 2015
logo
Cypress Semiconductor
CY7C1561V18 CYPRESS-CY7C1561V18_08 Datasheet
676Kb / 28P
   72-Mbit QDR??II SRAM 4-Word Burst Architecture (2.5 Cycle Read Latency)
logo
Renesas Technology Corp
RMQSAA3636DGBA RENESAS-RMQSAA3636DGBA_15 Datasheet
832Kb / 30P
   36-Mbit QDR??II SRAM 4-word Burst Architecture (2.5 Cycle Read latency)
logo
Cypress Semiconductor
CY7C1261V18 CYPRESS-CY7C1261V18 Datasheet
1Mb / 28P
   36-Mbit QDR??II SRAM 4-Word Burst Architecture (2.5 Cycle Read Latency)
CY7C1561V18 CYPRESS-CY7C1561V18 Datasheet
1Mb / 28P
   72-Mbit QDR??II SRAM 4-Word Burst Architecture (2.5 Cycle Read Latency)
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com