Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

CY7C1141V18-300BZC Datasheet(PDF) 9 Page - Cypress Semiconductor

Part # CY7C1141V18-300BZC
Description  18-Mbit QDR??II SRAM 4-Word Burst Architecture (2.0 Cycle Read Latency)
Download  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY7C1141V18-300BZC Datasheet(HTML) 9 Page - Cypress Semiconductor

Back Button CY7C1141V18-300BZC Datasheet HTML 5Page - Cypress Semiconductor CY7C1141V18-300BZC Datasheet HTML 6Page - Cypress Semiconductor CY7C1141V18-300BZC Datasheet HTML 7Page - Cypress Semiconductor CY7C1141V18-300BZC Datasheet HTML 8Page - Cypress Semiconductor CY7C1141V18-300BZC Datasheet HTML 9Page - Cypress Semiconductor CY7C1141V18-300BZC Datasheet HTML 10Page - Cypress Semiconductor CY7C1141V18-300BZC Datasheet HTML 11Page - Cypress Semiconductor CY7C1141V18-300BZC Datasheet HTML 12Page - Cypress Semiconductor CY7C1141V18-300BZC Datasheet HTML 13Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 28 page
background image
CY7C1141V18
CY7C1156V18
CY7C1143V18
CY7C1145V18
Document Number: 001-06583 Rev. *C
Page 9 of 28
Depth Expansion
The CY7C1143V18 has a Port Select input for each port. This
enables easy depth expansion. Both Port Selects are sampled
on the rising edge of the Positive Input Clock only (K). Each
port select input can deselect the specified port. Deselecting
a port does not affect the other port. All pending transactions
(read and write) are completed before the device is
deselected.
Programmable Impedance
An external resistor, RQ, must be connected between the ZQ
pin on the SRAM and VSS to enable the SRAM to adjust its
output driver impedance. The value of RQ must be 5X the
value of the intended line impedance driven by the SRAM. The
allowable range of RQ to guarantee impedance matching with
a tolerance of ±15% is between 175
Ω and 350Ω, with
VDDQ = 1.5V. The output impedance is adjusted every 1024
cycles upon power up to account for drifts in supply voltage
and temperature.
Echo Clocks
Echo clocks are provided on the QDR-II+ to simplify data
capture on high speed systems. Two echo clocks are
generated by the QDR-II+. CQ is referenced with respect to K
and CQ is referenced with respect to K. These are free running
clocks and are synchronized to the input clock of the QDR-II+.
The timings for the echo clocks are shown in the AC timing
table.
Valid Data Indicator (QVLD)
QVLD is provided on the QDR-II+ to simplify data capture on
high speed systems. The QVLD is generated by the QDR-II+
device along with data output. This signal is also edge-aligned
with the echo clock and follows the timing of any data pin. This
signal is asserted half a cycle before valid data arrives.
DLL
These chips use a Delay Lock Loop (DLL) that is designed to
function between 120 MHz and the specified maximum clock
frequency. The DLL may be disabled by applying ground to the
DOFF pin. When the DLL is turned off, the device behaves in
QDR-I mode (with 1.0 cycle latency and a longer access time).
For more information, refer to the application note, “DLL
Considerations in QDRII/DDRII/QDRII+/DDRII+”. The DLL
can also be reset by slowing or stopping the input clocks K and
K for a minimum of 30 ns. However, it is not necessary for the
DLL to be reset to lock to the desired frequency. During power
up, when the DOFF is tied HIGH, the DLL gets locked after
2048 cycles of stable clock.
[+] Feedback
[+] Feedback


Similar Part No. - CY7C1141V18-300BZC

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1143KV18 CYPRESS-CY7C1143KV18 Datasheet
619Kb / 29P
   18-Mbit QDR짰 II SRAM Four-Word Burst Architecture (2.0 Cycle Read Latency)
CY7C1143KV18-400BZC CYPRESS-CY7C1143KV18-400BZC Datasheet
619Kb / 29P
   18-Mbit QDR짰 II SRAM Four-Word Burst Architecture (2.0 Cycle Read Latency)
CY7C1143KV18-400BZI CYPRESS-CY7C1143KV18-400BZI Datasheet
619Kb / 29P
   18-Mbit QDR짰 II SRAM Four-Word Burst Architecture (2.0 Cycle Read Latency)
CY7C1143KV18-450BZC CYPRESS-CY7C1143KV18-450BZC Datasheet
619Kb / 29P
   18-Mbit QDR짰 II SRAM Four-Word Burst Architecture (2.0 Cycle Read Latency)
CY7C1145KV18-400BZXC CYPRESS-CY7C1145KV18-400BZXC Datasheet
619Kb / 29P
   18-Mbit QDR짰 II SRAM Four-Word Burst Architecture (2.0 Cycle Read Latency)
More results

Similar Description - CY7C1141V18-300BZC

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1541V18 CYPRESS-CY7C1541V18 Datasheet
1Mb / 28P
   72-Mbit QDR??II SRAM 4-Word Burst Architecture (2.0 Cycle Read Latency)
logo
Renesas Technology Corp
RMQSGA3636DGBA RENESAS-RMQSGA3636DGBA_15 Datasheet
853Kb / 30P
   36-Mbit QDR??II SRAM 4-word Burst Architecture (2.0 Cycle Read latency)
logo
Cypress Semiconductor
CY7C1241V18 CYPRESS-CY7C1241V18 Datasheet
1Mb / 28P
   36-Mbit QDR??II SRAM 4-Word Burst Architecture (2.0 Cycle Read Latency)
CY7C1541V18 CYPRESS-CY7C1541V18_08 Datasheet
665Kb / 28P
   72-Mbit QDR??II SRAM 4-Word Burst Architecture (2.0 Cycle Read Latency)
CY7C1161V18 CYPRESS-CY7C1161V18 Datasheet
1Mb / 29P
   18-Mbit QDR??II SRAM 4-Word Burst Architecture (2.5 Cycle Read Latency)
logo
Renesas Technology Corp
RMQSGA3636DGBA RENESAS-RMQSGA3636DGBA Datasheet
359Kb / 30P
   36-Mbit QDR™ II SRAM 4-word Burst Architecture (2.0 Cycle Read latency)
May 25, 2015
logo
Cypress Semiconductor
CY7C1561V18 CYPRESS-CY7C1561V18_08 Datasheet
676Kb / 28P
   72-Mbit QDR??II SRAM 4-Word Burst Architecture (2.5 Cycle Read Latency)
logo
Renesas Technology Corp
RMQSAA3636DGBA RENESAS-RMQSAA3636DGBA_15 Datasheet
832Kb / 30P
   36-Mbit QDR??II SRAM 4-word Burst Architecture (2.5 Cycle Read latency)
logo
Cypress Semiconductor
CY7C1261V18 CYPRESS-CY7C1261V18 Datasheet
1Mb / 28P
   36-Mbit QDR??II SRAM 4-Word Burst Architecture (2.5 Cycle Read Latency)
CY7C1561V18 CYPRESS-CY7C1561V18 Datasheet
1Mb / 28P
   72-Mbit QDR??II SRAM 4-Word Burst Architecture (2.5 Cycle Read Latency)
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com